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Background
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Chapter 1
Introduction
1.1 Rationale for the thesis
The later years have seen a large interest in articial neural networks (ANN). Mostly this is due
to their computation paradigm, massive parallel computation performed by many very simple
processors. The label ANN reects that this is the computation method used by the neural
systems of all living beings (those that have neural systems, that is). This is also true of brains,
including the human brain.
Just as the brain of most humans have greater computational capacity than the brain of an
insect, the computational capacity of a large ANN usually exceeds the computational capacity
of a small ANN. Hence, the potential of ANNs will not be realized until large systems can be
built.
One way to make an ANN, is to implement it on a microchip with CMOS transistors. The
implementation may be either digital or analog. Electronic analog systems have greater com-
putational density than their digital counterparts (e.g. [49]). Analog CMOS systems also have
lower power consumption, especially analog circuits with transistors operating in the subthresh-
old region [41].
Interconnections inside an ANN, often termed weights, may either be xed or adaptable.
CMOS ANNs with xed weights may perform very well at a specic task [38]. However, for
an ANN to have some versatility, weights must be adaptable. Adaptable weights may either
be computed locally on-chip, or down-loaded from o-chip. Down-loading of analog weights by
shift registers is dicult due to osets. Down-loading with addressing may be done [19], but
may be fault-prone as system size increase. Also, it is easier to achieve modularity in a system
when all computations are done locally. Therefore, both modication and storage of weights
should take place locally.
There are several methods for computing change in weights [47]. Some require a supervisor,
some do not. They also vary in complexity. The Hebbian rule [17] (also called the outer product
rule), a supervised method, is the simplest.
Storing an analog weight requires an analog memory. In CMOS technology, making an analog
memory amounts to storing a charge on a capacitor. The leakage from this capacitor determines
the decay of the stored value. A net with short-term memory need a memory refreshing scheme,
as well as re-programming in the event of power supply failure. A non-volatile memory is
preferable. Trade-os between long-term memory techniques include number of programming
cycles, speed, special chip processes, special signal conditioning. In this thesis the UV-light
programmable oating-gate technique is used. UV-programming may be performed with a
standard CMOS process, for an unlimited number of programming cycles.
A large integrated system will experience defects, and should be fault tolerant. A net with
inherent fault tolerance is the Hopeld net [22, 23]. A Hopeld net is also versatile, depending
on the modication of weights [24, 56, 57].
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1.2 Terms and nomenclature
Generally speaking there are two types of articial neural networks, feedback nets and feed
forward nets. A series connection of several layers is most common with feed forward nets.
Connections between neurons are termed synapses, or conductances. The magnitude or value
of a conductance determines the strength of the connection between the output of a neuron and
the input to another. The value of this connection and the connection itself is in the litterature
often termed a weight, and is represented by the notation w
ij
, or the weight from neuron j to
neuron i. The collection of weights in a net may be represented by a matrix, e.g
W =
0
@
w
11
w
12
w
13
w
21
w
22
w
23
w
31
w
32
w
33
1
A
The transferfunction of a weight is assumed to be linear. A weight may generally assume all
real values. The strength or value of a weight may be modied according to a certain learning
rule.
There are two general types of articial neurons. One is the sigma neuron, or summing
neuron. All inputs to the sigma neuron are aggregated, or summed, and the transferfunction
of the neuron computes the neuron's output from the sum. The sum is generally called the
activation of the neuron, and is denoted a
i
for neuron i. Another common denotion is net
i
. In
this thesis the former notation will be used. Mathematically, the input to a sigma neuron may
be expressed
a
i
=
X
j
w
ij
o
j
+ I
i
(1.1)
where I
i
is external input to neuron i. The external input may be omitted, as we shall see. The
other type of neuron is the sigma-pi neuron which also perform a multiplication to form a
i
. In
this thesis all neurons are of the sigma type.
A neuron, be it natural or articial, is an amplier. The output from neuron i is
o
i
= f(a
i
)
where f(a
i
) denotes the transferfunction of the neuron. All neurons, as ampliers, posess gain,
which may be included explicit or implicit in the transferfunction. One transferfunction type
is the binary function where either (-1, +1) or (0,1) are the only possible outputs (i.e. innite
gain). The other transferfunction type is continuous, with a sigmoid or squashing function.
Any real world implementation of a neuron has to have neurons with continuous outputs. The
exact mathematical expression of the transferfunction is generally not important as long as the
function is non-linear. It follows from the principle of superposition that a general feedforward
net utilizing linear neurons cannot not solve other problems than a single layer feedforward net.
1.3 Chips designed
When making a test implementation of a Hopeld net we decided to keep things as simple as
absolutely possible. The associative memory, described in the next section, is the basic form of
the Hopeld net, and also a very interesting application. For the reason of simplicity we to use
the Hebb rule to modify the weights. All chips were made in a standard double metal double
poly 2 CMOS process by Orbit.
Analog device: Hopeld net on a chip (AdHoc): A chip that was made during the initial work
for this thesis, containing a fully dierential Hopeld net, as well as some test structures for the
building blocks. It was designed spring '91.
Ultra Violet light Test Chip (UViTeC): A chip containing UV-programmable circuits. It was
designed summer '92.
3
Hopeld Associative Memory Integrated Circuit (HAMIC): A chip containing a new Hopeld
net, test versions of the building blocks for the net, as well as a few more UV-programmable
circuits. It was designed spring '93.
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Chapter 2
Hopeld nets
2.1 Introduction
A Hopeld net is a one layer fully interconnected feedback net containing two or more neurons.
A neuron's output is connected to the inputs of all the other neurons, via weights. Figure 2.1
shows the principal architecture. A fully interconnected feedback net has been noted to have a
parallell in a physical phenomenon known as the Ising spin model [36]. The state space of such a
feedback net is N -dimensional, for N neurons. In addition there is an energy dimension, which
is a holdover from the original physics model. The energy provides a method of describing the
behaviour of the net inside its state space. Using the mathematics developed for the Ising model,
Hopeld showed that under certain conditions, such a feedback net would have one or several
stable output states, and that it would always end up in one of its stable states regardless of the
starting state [22, 23]. The net may be wieved as an associative memory, where a memorized
item corresponds to a stable state. The associative memory evoked considerable interest in
the eld of neural nets, and several papers have been published on the behaviour and storage
capacity of such nets [2, 3, 11, 12, 33, 40, 45, 54, 60]. Hopeld also used a simple learning rule,
the Hebbian, to modify the weights.
In later papers Hopeld, often together with Tank, demonstrated other applications for the
net. Among other things, it was used to solve the Travelling Salesman Problem (TSP) [24],
which is an NP-complete problem [13]. Although Hopeld's results seem somewhat dicult to
reproduce directly [65], this application has given rise to some interest [1, 3, 58, 66]. The net
may also be used to solve other NP-complete problems (e.g. [18, 55, 59]). This would be a very
interesting target for an implementation on a chip. The disadvantage is that solving the TSP
for M cities requires a net with M
2
neurons. For test implementation purposes the size of the
net quickly becomes prohibitive.
Another application for the net is as an A/D converter [57], which has later been improved
outputs j
outputs i
neurons
synaptic
connections
(weights)
Figure 2.1: Three neuron Hopeld net.
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Figure 2.2: Simple model of a sigma neuron.
[35], as well as implemented in CMOS technology [30].
Tank and Hopeld also used the net as a Winner Take All net for speech recognition [56].
2.2 Hopeld associative memory
2.2.1 Generally
When a pattern is applied to the input of an associative memory, the memory outputs the
stored pattern that most closely resembles the applied pattern. This may also be viewed as error
correction; a pattern containing errors is applied and the net outputs the correct pattern. When
the patterns are binary, errors or dierence between patterns may be measured in Hamming
distance. In other words, an associative memory outputs the stored pattern that has the shortest
Hamming distance to the applied pattern. Hopeld nets are of the binary net type, even when
the neurons have continous (analog) outputs. The Hamming distance a Hopeld net may tolerate
between input pattern and stored pattern, depends mostly on the size of the net, the number of
stored patterns, and the relation between stored patterns.
2.2.2 The energy equation
From gure 2.2 it is easy to set up a simple mathematical equation describing the activation of
a neuron
C
i
da
i
dt
=
X
j
w
ij
o
j
 
a
i
r
i
(2.1)
where C
i
is the parasitic input capacitance and r
i
is the input resistance of the neuron. If the
transferfunction o
i
= f(a
i
) acting on this input is of a sigmoid type, the Hopeld net may be
described by the dierential equation [23]
E =  
1
2
X
i
X
j
w
ij
o
i
o
j
+
X
i
1
R
i
Z
o
i
0
f
 1
(o)do (2.2)
where f
 1
(o) is the inverse of the transferfunction of a neuron. R
i
is the combined input resis-
tance of the neuron and weights,
1
R
i
=
P
j
1
R
ij
+
1
r
i
. The equation describes a landscape in the
N -dimensional statespace of the net. The state of the net follows the contours of this landscape.
By dierentiation of equation (2.2) with respect to time, and combining with equation (2.1),
Hopeld showed that the change in energy with time is always less than or equal to zero, which
means that the net will seek out the valley closest to the starting state in the energy landscape
and stay there when the local minimum is reached. Since the energy can not increase, the net
is trapped in a stable state.
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The eect of gain
By introducing  as an explicit symbol for gain, equation (2.2) may be written [23]
E =  
1
2
X
i
X
j
w
ij
o
i
o
j
+
1

X
i
1
R
i
Z
o
i
0
f
 1
(o)do (2.3)
If the gain increases to innity, the last term equals zero, and the equation reduces to the energy
equation Hopeld developed for binary neurons [22]. Perhaps more interesting is what happens
when the gain is decreased. This is easiest to describe using an example: Assume that a neuron's
input resistance r
i
is so high that it may be ignored, which is true if the input is the gate of a
MOS transistor. Equation (2.3) may then be written as
E =  
1
2
X
i
X
j
w
ij
o
i
o
j
+
1

X
i
X
j
w
ij
Z
o
i
0
f
 1
(o)do (2.4)
Further assume a two neuron net with linear weights, and weight matrix
W =

1 0
0 1

(2.5)
Then equation (2.4) is reduced to
E =  o
1
o
2
+
1

Z
o
1
0
a
1
do +
1

Z
o
2
0
a
2
do
A partial dierentiation with respect to the outputs gives
dE
do
1
=  o
2
+
1

a
1
and
dE
do
2
=  o
1
+
1

a
2
The energy function has its extreme values when the activation of one neuron is equal to the
output of the other. Since weights are linear, and the neurons' outputs are sigmoid, there will
be three such points on a neuron's output graph, as long as the neuron has gain greater than
one. Origo will be one of these points. The upper left plot of gure 2.3 illustrates this for the
function
o
i
=
2

arctan
a
i
2
(2.6)
The points where the curves crosses the straight dashed line, which represents the activation,
will be extremal values in the energy function. The curve with a gain of one crosses the diagonal
only once, at origo. If the gain is one or less, the only minimum of the energy equation is in
origo, and the net will converge to this state no matter what the initial state is. For gain greater
than one, origo is a saddle point in the energy equation, and the net will be unstable in this
state. A Hopeld net implemented with electronic components will always be brought out of
the origo state by noise.
The three other plots of gure 2.3 shows how this will inuence the energy function of a two
neuron net. The neurons have the transferfunction of equation (2.6). The weight matrix is the
same as in equation (2.5). We observe that the stable states moves inward, closer to origo, when
the gain decreases. At a gain of one, the global minimum is at origo.
The implementation of a Hopeld net made during the initial work for this thesis (the
AdHoc chip) had neurons with gain equal to one. It did not work, and it took a while to nd
out why. Although the eect of gain is implicit in Hopeld's paper [23] and may be obvious
to those with more experience in the eld, it is not spelled out, which may be a pitfall for the
inexperienced. Hopeld only states that as gain decrease, the net's stable states will begin to
converge. Incidentally, this may be used in simulated annealing [25].
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Figure 2.3: Upper left plot shows the arctan(:) transferfunction with varying gain. The other
three plots are maps of the corresponding energy landscape for a two neuron net.
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2.2.3 Initiating the retrieval phase
There are two ways of initiating retrieval of a stored vector. One method is used with nets that
have external input units. The units may be a layer of neurons whose outputs are added to the
activation in the same manner as weights. Inputs to these neurons are from the outside world.
Such a layer is usually not counted, so the net is still a one layer net. The input vector is applied
to these units, and the output of the net is locked to origo. The input units bias or tip the
energy landscape so that when the net is released, the state of the net ows into the appropriate
minimum. One problem with an implementation of this method, is that due to osets, the net
will not be locked exactly at origo, and the net will be biased.
The other method of initiating a retrieval phase is used with nets without external input
units. The output of the neurons are simply locked to the input vector. The state of the net
should then be on the slope of the appropriate minimum of the energy landscape. When the
outputs are released, the state slide into the bottom of the minimum. This method, which do
not require dedicated input units, is simpler and was chosen for implementation.
2.2.4 Capacity of the memory
People do not always agree completely upon how to dene storage capacity (e.g. [46]), and
published papers reects this. However, it should be self evident that the absolute maximum
capacity of the net is 2
N
stored vectors, where N denotes the number of neurons. Since the
Hamming distance between any stored vector and its neighbours is one, during recovery of a
stored pattern, the net will answer with the applied pattern. It should also be self evident that
this is not very interesting.
If the patterns to be stored are correlated, one pattern may interfere with a pattern already
stored and the energy function will develop minima not corresponding to either of the original
vectors. During the recovery phase, the net will sometimes end up in one of these minima,
leading to an erroneous output state. In litterature, these states are sometimes termed spurious
states. Assuming that the stored patterns are vectors of length N with random sequences of
bits, Hopeld found empirically that the capacity of the memory was approximately 0:15N ,
where N denotes the number of neurons [22]. Storing fewer than 0:15N patterns keeps the
number of retrieval errors under a predetermined tolerance limit. Increasing the number of
stored patterns beyond 0:15N increases the number of erroneous retrievals, at a nonlinear rate.
Most papers seem to agree that there is an upper bound of N=4 logN on the capacity
[11, 33, 60], or N=2 lnN [40] for large N . N=0:7 logN is also mentioned, for smaller N [54].
These results do not deviate very much from the capacity found by Hopeld. The results are
usually subject to the conditions that vectors to be stored have binary components 1 with
equal possibility of either state, and that they are stored using the Hebb rule.
Other learning schemes may increase the storage capacity [12, 46]. No matter what learning
method is used, the capacity may have an upper bound N [2], though this is disputed [46].
The only certain way to avoid the formation of spurious states when using the Hebb rule, is to
make the stored patterns orthogonal [3], which may be dicult in any useful implementation, or
at least may require a lot of additional computation. For a test net however, ensuring orthogonal
patterns is easy. In this case the storage capacity of the net increases.
Using other learning rules may only require that the vectors to be stored are linearly inde-
pendent [3].
2.3 The size of the implemented net
We thought that storing and retrieving one pattern was going to be easy, because the weights
could always be driven into saturation during the learning phase, guaranteeing a stable state.
Therefore the aim was set much higher; we decided to try to store and retrieve two patterns.
The maximum capacity of 0:15N patterns found by Hopeld suggests that to store two
random patterns the net must have at least size N = 14, to minimize the possibility of spurious
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states. Since the number of weights is a square function of the number of neurons, 14 neurons
would give a large net at least for a test implementation. To decrease the number of neurons
required, we decided to store orthogonal vectors, since they do not give rise to spurious states.
As we shall see, storing one vector also automatically stores its inverse. Storing two patterns
therefore really means storing four vectors. How big must the net be in this case? In a two
neuron network, which may store one pattern, the only possible solution is the stored vector or
its inverse. This may be seen directly from the plots in gure 2.3. During the retrieval phase
all applied test vectors either corresponds to a stored vector or has a Hamming distance of one
to the two stored vectors. In the latter case the net will pick a solution at random, in practice
inuenced by whatever bias might be present in the net at the retrieval time. Therefore the
smallest Hopeld net that retrieves one pattern in an interesting way is a three neuron net.
Two orthogonal patterns consisting of  1's and +1's may not be stored in a 3 3 weight
matrix using the Hebb rule (The Hebb-rule is explained in the next chapter). In fact, two such
orthogonal patterns may not be stored in any N  N matrix where N is an odd number of
neurons (This may be obvious to readers who are slightly more versed in mathematics than
the author). Two orthogonal patterns will t in a 4 4 weight matrix, but there is again the
problem that all test vectors will either be a stored vector, or have the same Hamming distance
to two stored vectors. Therefore the smallest Hopeld net where two patterns may be stored
and retrieved in an interesting way is a six neuron net. Consequently, this was the size chosen
for the implementation.
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Chapter 3
The Hebb rule
3.1 Introduction
When implementing a neural net, there are many learning rules and schemes to chose from.
One of the most well-known is the delta-rule, used in back propagation, one of the few learning
schemes that works with nets with more than one layer of neurons. The delta-rule may also
be used with Hopeld nets, as well as many other rules. However, since it was important to
keep the implementation as simple as possible, the simplest learning scheme possible was chosen.
This is known as the Hebb rule, or the outer product rule. Although made famous by D. O.
Hebb in 1949 [17], the idea behind it may be traced to the previous century [26]. This was also
the learning rule used by Hopeld [22, 23]. The Hebb rule is a supervised learning rule, meaning
that a teacher has to tell the net when a pattern is learned correctly, and when it is learned
well enough.
3.2 How it is used
The vector to be stored is transposed, and the rules for multiplication of matrices are used on
the vector and its transpose to compute the change to the weight matrix. One way of expressing
this is as [47]
w
ij
= o
i
o
j
(3.1)
where  is a scaling factor, and o
i
and o
j
are the components of the vector and its transpose,
respectively.
An example
Assume a four neuron Hopeld net, where we want to store a vector where the components may
have the values  1 and +1. For instance, the vector
u =
2
6
6
4
 1
1
1
 1
3
7
7
5
The weight matrix is formed by matrix multiplication of u with u
T
.
W = u u
T
=
0
B
B
@
1  1  1 1
 1 1 1  1
 1 1 1  1
1  1  1 1
1
C
C
A
(3.2)
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If we now want to store another vector, the same method is used for the new vector, and the
resulting matrix is added to the old. We may for instance want to store the vector
v =
2
6
6
4
1
1
 1
 1
3
7
7
5
The result of applying the Hebb rule to this vector is
W =
0
B
B
@
1 1  1  1
1 1  1  1
 1  1 1 1
 1  1 1 1
1
C
C
A
(3.3)
Add (3.3) to (3.2), and the new weight matrix is
W =
0
B
B
@
2 0  2 0
0 2 0  2
 2 0 2 0
0  2 0 2
1
C
C
A
Using the Hebb learning rule automatically ensures a symmetrical matrix, which as we have
seen is necessary to guarantee stability. Notice that the values of the main diagonal increase
proportionally to the number of taught patterns. The main diagonal represent feedback from
one neuron to itself. To further ensure stability of the net, Hopeld required the main diagonal
to be zero (w
ii
= 0) [22]. In other applications of the net weights on the main diagonal may
have other values.
The same matrix will be formed by using the Hebb rule on the inverse of the vectors used in
the example,which means that for every vector the memory is taught the inverse of the taught
vector is also stored. This thesis will mostly use the convention that one stored pattern equals
two stored vectors, the vector applied during learning, and its inverse. During the retrieval
phase, convergence to either of these vectors will be counted as a successful operation.
3.3 Weight matrix element
A Hopeld net is an extremely regular circuit. As we have seen, the weights between neurons
constitutes a matrix, where all the matrix elements are identical. The main diagonal may be an
exception, in which case the diagonal elements are empty (zero weight). Thus, constructing a
Hopeld net largely amounts to constructing the matrix element. Equations 1.1 and 3.1 deter-
mines the computation blocks needed, and the signal ow between them. Figure 3.1 shows how
the weight matrix element will look. The memory programming circuit and synaptic connection
circuit will be multipliers.
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Figure 3.1: Weight matrix cell.
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Part II
CMOS building blocks
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Chapter 4
Introduction
4.1 About this part of the thesis
This part of the thesis presents the building blocks for the Hopeld net implementation. Only
four subcircuits are needed: A circuit performing the synaptic connection, an analog memory, a
memory programming circuit, and an articial neuron circuit. They are presented in this order.
When reading this part of the thesis, it should become clear that the synaptic connection
circuit was chosen simply because it was the only alternative seen, while far from perfect for
the application. It is the only circuit directly lifted from litterature. Consequently, little work
was put into this circuit, only enough to minimize some undesireable properties. The rest of the
circuits are chosen, or rather built, to t around the synaptic connection.
During the work on the net, it became more and more clear that the main problem area
of the implementation was the learning process and weight storage. After designing the rst
chip, an abysmal failure, I realized that what existed to work with in this area did not suit
the purpose very well. Therefore much of the work for this thesis has been put into the analog
memory part. The memory circuit used is based upon the socalled UV-programmable voltage
reference circuit. Chapter 6 therefore starts with a thorough discussion of this reference circuit.
The amount of space given to each subcircuit largely reects the amount of work invested in
each of them.
4.2 About simulations
All simulations in this part of the thesis were done using the HSPICE h9007 simulator from
Meta-Software. The reason why is given in appendix B, along with some other comments about
simulations. Listings used for the simulations are also presented.
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Chapter 5
Synaptic connection
5.1 Background
What was needed for a synaptic connection, was a subthreshold multiplier with single ended
voltage inputs, and as wide a linear range as possible. The output should preferably be a
current for easy adding. Also, since the Hopeld net consists mostly of synapses, the circuit
should be as small as possible. Many papers on multipliers have been published, some of which
are expressively inteded for use in neural net implementations [8, 42, 44], and one [29] is already
used to implement the synaptic connections in a Hopeld net [30]. However, the wishes for the
synaptic connection circuit were dicult to fulll all at the same time.
Some multipliers use clocking (switched capacitors)[20, 42], some are too large [21, 50, 52],
some require a dual power supply [8, 48], and some have voltage outputs [9, 20, 21, 42, 61]. In
addition to this, most have in common that they do not work very well in the subthreshold region,
since none of them are designed for this [29, 31, 32, 44]. A few multipliers [9, 41, 52] are all based
on the same Gilbert cell [14], and they will probably all work equally well in subthreshold. Of
these, the multiplier presented by Mead [41, pp. 9094] is the smallest. Its disadvantages are
that it has a small linear range, and also requires a dierential signal representation, but this
may be accepted. The schematic is shown in gure 5.1. The operation of this circuit is described
in detail by Mead, and here will only be discussed what is important for this application.
5.2 Gilbert multiplier
5.2.1 Circuit description, measured results and discussion
The output of the multiplier is a current, which may be described by the equation
I
out
= I
1
  I
2
= I
b
tanh
(V
1
  V
2
)
2
tanh
(V
3
  V
4
)
2
where  express body-eect. In gures 5.2 and 5.3 simulated and measured output currents
as a function of the inputs are shown respectively. The similarity between simulation and
measurements, even to the magnitude of the currents, is surprising, considering that no eort
was made to adapt simulation parameters to reality.
The linear range of the circuit is approximately 150 mV. The small linear range means
that osets in preceeding circuitry will have a large inuence, which is the largest undesireable
property of this multiplier in this application. There are methods for increasing the linear range,
such as source degradation of the dierential pairs [62]. This adds complexity and reduces the
operating range, and was not implemented.
The transfer curves of gure 5.3 do not cross at zero output current, but at approximately
2.5 nA. This is because the subtraction of current I
2
from I
1
is performed by the p-mirror in
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Figure 5.1: CMOS version of Gilbert multiplier, with Benson diode.
gure 5.1. Early-eects in the dierential pairs and the output transistor due to the output
voltage V
out
results in an error in the output current, i.e. the output current depends on the
output voltage. A decreasing output voltage gives an increase in output current, and vice versa.
Such an eect will be systematic in a network, and will accumulate with increasin net size. In
a neural net, this accumulation may bias a neuron, and lead the net to erroneous solutions.
For zero input signal, the output current due to the output voltage is zero when the errors due
to Early-eects in the circuit cancel out, i.e. when the output voltage is equal to the gate/drain
voltage of the diode in the p-mirror. The voltage drop over the p-diode at zero output current is
approximately V
b
. A DC operating point of V
dd
 V
b
would be too high for this application, so the
Benson diode Q
B
was included to reduce the dierence in drain voltage on the upper dierential
pairs, lowering the output voltage where errors due to Early-eects balance. Figure 5.4 shows
the measured eect of changing V
out
for constant inputs. For this particular circuit, the output
current was zero for an output voltage of approximately 3.07 V and a bias voltage of 0.77 V.
Due to processing variations, the balance point will vary from circuit to circuit, but the variation
will be of a random nature. Random variations do not accumulate, which makes the net easier
to scale.
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Figure 5.2: HSPICE simulation of the Gilbert multiplier. The change in V
1
; V
2
voltage between
the curves is 20 mV. Output voltage is 3.05 V. Bias voltage is 0.77 V.
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Figure 5.3: Measured response of the Gilbert multiplier. The change in V
1
; V
2
voltage between
the curves is approximately 20 mV. Output voltage is 3.00 V. Bias voltage is 0.77 V.
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Figure 5.4: Measured change in output current with output voltage. V
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are at approximately 2 V. Bias voltage is 0.77 V.
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Chapter 6
Analog memory
6.1 Background
In analog neural network VLSI implementations, we want to compute and store analog weights
locally, on the chip. To do this we need an analog memory. In a CMOS technology, this means
storing a charge on a capacitor. The storage time is determined by the decay rate, the rate
at which the charge leaks away. To make a long term memory the leakage must be minimal,
which means that the charge must be stored on a node insulated by silicon dioxide, usually a
oating gate of a transistor. During programming, the charge must cross the dioxide, while
the dioxide resistance is momentarily lowered. This may be accomplished by dierent means,
such as Fowler-Nordheim tunneling, hot carrier injection, or UV-light exposure. All techniques
have advantages and disadvantages which may be considered. These will include programming
speed, programming resolution, number of programming cycles, special processing requirements
(non-standard or unusual chip layers), signal conditioning (high voltage) and others. For this
thesis, no such considerations were done, because looking into the use of UV-light was specied
for the thesis work from the very start.
6.2 UV-light mechanism
The silicon dioxide which separates the dierent layers of a CMOS chip from each other, is a
very good insulator. But when exposed to UV-light, electrons in the valence band of silicon
may surmount the energy barrier to the conduction band of silicon dioxide [64]. For this to
happen, the light must have an energy greater than the band-gap (4.25 eV), requiring light with
wavelengths shorter than 290 nm (UV-light), which is visualized in gure 6.1. Once out in the
dioxide, the electrons respond to any electric eld present. In other words, the silicon dioxide
appears to conduct when exposed to UV-light, but still with a very high resistance, as we shall
see later. The UV-light induced conductor is hereafter called a UV-conductor.
The UV-conductance was long assumed to be linear, but according to the recent litterature
[7, 27, 37], it is quite certain that the UV-conductance is non-linear. The conductance decreases
with decreasing voltages, but the exact nature of the non-linearity is yet unknown. Benson and
Kerns [7] has adopted an empirical model based on the tanh(:) function to t measured data.
An analytical model is presented by Maher [37].
A charge may be put on the oating-node of a transistor when an overlap between a layer
with a controlled voltage and the oating-node is exposed to UV-light [10, 15, 27]. This is the
same as exposing a capacitor to UV-light. The capacitor and the (potential) UV-conductor
is hereafter called a UV-structure. Figure 6.2 shows a simple UV-structure, where the two
poly layers constitute a capacitor. Because the upper layer will hide the lower layer, the UV-
conductor will be created mainly along exposed edges. The distance between the two layers is
usually smaller than the light wavelength, so the light will have no eect between the layers.
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Figure 6.1: A simple band model of the silicon/silicon dioxide interface. Electrons in silicon may
be excited into the silicon dioxide conduction band by applying light with wavelenghts shorter
than the band-gap. Taken from Williams [64].
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UV−light
UV−light induced
conductor
Figure 6.2: Simple UV-structure. Electrons excited into the silicon dioxide will respond to the
electric eld between layers, if any. Either of the nodes may have a controlled voltage.
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Figure 6.3: UV-structure in the standard approach to UV-light programming.
Circuitry which performs computations during exposure must be protected, usually by a metal
layer.
When the UV-light is turned o, the dioxide regains its normal insulating properties, and the
gate will retain the charge. Retention time was not investigated in this thesis because neither
equipment nor time was available.
6.3 Standard approach
The way UV-programming is applied in the litterature, is to let some circuitry control the voltage
of one node of a UV-structure, and to try to let the voltage of the other node, the oating-
gate, approach that of the control-node. The programming circuit will do this by injecting
current into the oating-gate through the UV-conductor. This is shown in gure 6.3. The
programming circuit may be virtually any circuit. A single transistor [10], a NOR-gate [15],
and a transconductance amplier [27] has been used. With a slight modication, this is also the
technique used by Maher for her analog memory [37].
There are two problems with this method. Firstly, the non-linear UV-conductance implies
that the oating-node voltage may never match that of the control-node. Secondly, the UV-
structure has a parasitic capacitor between the control-node and the oating-node. This ca-
pacitive coupling imply that when programming is done, the programming circuitry must be
prevented from disturbing the oating-gate.
One method to prevent the oating-node from being disturbed, is to put the control-node
at a xed voltage. During exposure to UV-light, the oating-node voltage will swing towards
the control-node voltage. This may be countered by adding another UV-structure with its
control-node at a complementary voltage to the control-node voltage of the rst UV-structure.
6.4 UV-light programmable voltage reference
A oating-node is a node without conductance to other nodes. On this node a UV-structure
may store a charge, which may be sensed by a transistor. This node has a capacitance, part
of which is the gate of the sensing-transistor. Another part is the UV-structure capacitance.
There are also parasitic capacitors to other nodes, which may be summed into one capacitor to
ground.
To create a reference voltage, two UV-structures are placed in series between the supply
voltages, as shown to the left in gure 6.4. When the UV-structures are exposed to UV-light,
a resistive voltage divider is created, and the oating-node is charged to an equlibrium point
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Figure 6.4: To the left is a UV-light programmable voltage reference. To the right is the equivalent
circuit during UV-light exposure.
somewhere between the supply voltages. The value of this equlibrium point is determined by
the relative sizes of the two UV-conductors.
The equivalent circuit during UV-light exposure is shown to the right in gure 6.4. From
the equivalent circuit it is easy to see that the oating-node voltage may be described by the
equation
V
dd
  V
fn
R
1
=
V
fn
R
2
+C
dV
fn
dt
(6.1)
where V
fn
is the oating-node voltage. Since the resistance has a non-linear dependancy on the
oating-node voltage, equation (6.1) is a rst order non-linear dierential equation. Solving this
is beyond the scope of this thesis.
Since the non-linearity is most pronounced for low voltages, the high voltage across the
UV-conductors reduces the eect of the non-linearity. It is only the time constant that is
inuenced. The resulting charging curve is still very exponential-like. The detailed behaviour of
the non-linearity is not very important in this application.
When the UV-light is removed, the UV-conductors disappear, and we are left with a capac-
itive voltage divider, where the oating-node retains the charge.
6.4.1 Design
UV-conductors are created at the edges of the chip layers. Programming time is therefore
determined by the length of control-node edge exposed over the oating-node (resistance of UV-
conductor), and the area of the oating-node (oating-node capacitance), and UV-light intensity.
To maximize the rst and minimize the second, the oating-node should be long and narrow.
Light will be reected between layers [7, 27]. An overlap between layers is therefore required,
to protect the oating-node from exposure to underlying nodes (substrate, well).
First version
The principal layout of reference circuit design 'A' is shown in gure 6.5. The oating-node was
made of poly1. The exposed part of the power supply nodes was made of poly2, and placed
with an overlap of 4 over the oating-node. Exposed poly2 edge of each of the power supply
nodes was 64 long. All other circuitry was covered by metal2, and an opening, an exposure
window, was placed over the reference circuit. To protect the oating-node from unbalanced
exposure to metal2-edges, metal1 was placed at each end of the exposure window and connected
to the power supply nodes. Exposure window edges were retracted 6 from the power-supply
edges, to avoid leakage to the oating-node. Light passing through the structure was attemped
neutralized by placing the reference halfway over substrate, halfway over a well.
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Figure 6.5: Simplied layout of voltage reference circuit 'A'. Details such as interlayer contacts
are left out for simplicity.
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Figure 6.6: Design 'B'. One variant of this reference was placed over substrate, and another was
placed over a well.
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Figure 6.7: Voltage reference layout 'C'.
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The oating-node was sensed by a wide-range operational transconductance amplier (OTA)
[41, pp. 7981] connected as a voltage follower. The follower was connected to the oating-node
by a poly1 line passing over substrate. Total oating-node capacitance, including connection to
the follower, was 380 fF.
Second version
The principal layout of reference design 'B' is shown in gure 6.6. Here the oating-node was
made of poly2, and the exposed part of the power supply nodes was made of poly1. This has
the advantage of moving the oating-node away from the substrate, reducing both parasitic
UV-conductance and parasitic capacitance to ground. Much of the parasitic capacitance will
instead be to the power supply nodes, which constitute a capacitive divider. The oating-node
will therefore initially be closer to its equlibrium voltage, compared to design 'A', which will
give a shorter programming time. Exposed poly2 edge over each of the power supply plates was
80.
The 4 gap between the two poly1 plates, where the poly2 would have been exposed to
substrate, was covered by metal1 connected to V
dd
. The metal1 had an overlap of 4 over the
poly1 plates. To give symmetric parasitics, metal1 connected to ground was placed at both ends
of the exposure window. The poly1 plates were 6 wider to each side than the poly2, to reduce
parasitic conductance to ground. The exposure window was 17 wide.
The oating-node was sensed by a simple OTA [41, pp. 7079], connected as a voltage
follower. The wire to the follower was made of metal1.
In this design, an attempt was made to reduce oating-node capacitance to a minimum,
which was 76 fF.
Third version
The principal layout of reference design 'C' is shown in gure 6.6. The oating-node was made
of poly1 and the exposed part of the power supply nodes was made of p-type diusion to V
dd
,
and n-type diusion to ground. In principle, the oating-node was the interconnected gates of
two transistors, the p-transistor with both source and drain tied to V
dd
, the n-transistor with
both source and drain tied to ground. Total exposed poly1 edge over diusion was 80. To avoid
exposure of the oating-node to underlying nodes, the 20 gap (minimum design) between the
the two diusion types was covered by metal1 connected to V
dd
. As before, metal1 was placed
at the end of the exposure window to provide symmetrical parasitics. The exposure window was
16 wide.
The oating-node was sensed by an OTA of the same design as for reference 'B'. Total
oating-node capacitance was 104 fF.
6.4.2 Measured results
An unpowered UViTeC chip, containing a type 'A' reference, was exposed to UV-light from a
standard EPROM eraser for 30 minutes to remove initial charge from the oating-node. A supply
voltage of 5 V was then applied to the chip. The EPROM eraser was placed approximately 2
cm above the chip, and the oating-node voltage was sampled at 30 second intervals. This
produced the charging curve shown in gure 6.8. Dening the time constant to be the time for
the oating-node to charge to 63% of the dierence between initial and nal voltage, the time
constant of reference 'A' is approximately 120 seconds. The oating-node capacitance was used
to compute the charging current, shown in gure 6.9.
A HAMIC chip, containing references of type 'B' and 'C', was run through the same pro-
cedure as described above, except that the oating-node voltage was sampled every twelfth
second. Typical charging curves are shown in gures 6.10 and 6.11, respectively. The time
constant of reference 'B' is approximately 100 seconds, and the time constant of reference 'C' is
approximately 80 seconds.
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Figure 6.8: Measured charging curve of a type 'A' voltage reference using a standard EPROM-
eraser as UV-lamp. Interval between samples is 30 seconds.
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Figure 6.9: Current into the oating-node, computed from the data in gure 6.8. The oating-
node capacitance is 380 fF.
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Figure 6.10: Measured charging curve of a type 'B' voltage reference using a standard EPROM-
eraser as UV-lamp. Interval between samples was 12 seconds.
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Figure 6.11: Measured charging curve of a type 'C' voltage reference using a standard EPROM-
eraser as UV-lamp. Interval between samples was 12 seconds.
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Figure 6.12: Distribution of stored voltage on a reference of type 'B' design. Total number of
references is 66, distributed on 11 chips.
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Figure 6.13: Distribution of stored voltage on a reference of type 'C' design. Total number of
references is 66, distributed on 11 chips.
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layout mean stored voltage median sample deviation
A 2.266 V 2.262 V 56 mV
B 2.930 V 2.943 V 94 mV
C 2.475 V 2.504 V 89 mV
Table 6.1: Main performance statistics for the dierent reference designs. The data for design
'A' was obtained from only seven circuits, on seven chips. Data for 'B' and 'C' was obtained
from 66 circuits each, on 11 chips.
Main statistical data of the three designs are listed in table 6.1. Figures 6.12 and 6.13 show
histograms of the distribution of measurements of references 'B' and 'C'. Axes are scaled and
bars placed such that the data are directly comparable. No histogram was made for reference
'A' because of the small body of data for this circuit.
6.4.3 Discussion
Charging curve
Because reference 'A' initially is at a comparatively low voltage, the charging current will at
the start of the programming be a considerable fraction of the UV-light induced current. The
charging current shown in gure 6.9 is very small, but this is in agreement with the litterature
[16, 27]. It may be seen that any non-linearity of the UV-conductors does not have a large
eect, the charging current appears perfectly exponential. The noise in the lower part of the
curve shows up because the voltage change from one sample to the next, which the current is
computed from, is comparable to the measuring instrument's maximum resolution.
References of type 'B' were initially much closer to their equlibrium voltage, as predicted.
The charging curve in gure 6.10 starts at approximately 2.77 V, which was typical after initial
UV-exposure of unpowered chips. Further UV-exposure of unpowered chips did not lower the
initial value signicantly. An initial value above V
dd
=2 indicates that the UV-capacitor to V
dd
is signicantly larger than the UV-capacitor to ground. This may be due to mask displacement
during processing of the chip. The capacitor dierence is reected in the stored voltage.
Stored voltage deviations
Table 6.1 shows that the mean stored voltage of reference 'A' is less than the nominal stored
voltage V
dd
=2. Clearly there is either an assymetry between the nominal UV-conductors, or
the oating-node has a parasitic UV-conductance to ground. Both of these may be modelled as
variations in the nominal UV-conductor to ground. Kerns [27] suspected a parasitic conductance
from the oating-node. A search for correlation between length of wire to the sensing follower
and deviation from the nominal stored voltage was conducted. No such correlation was found.
To look more closely at this, half of the 'B' references were placed over a well, and the
other half over substrate, the hypothesis being that the potential of this underlying node would
inuence the stored voltage. The dierence between the mean stored voltages of these two
variants was 12 mV. Assuming a normal population, Student's test [6, pp. 261] was performed
on the hypothesis. The hypothesis was rejected for all reasonable levels of signicance. The
conclusion must be that underlying nodes does not inuence stored voltage in any signicant
way with the precautions described in the Design sections above.
Kerns [27] states that the UV-conductor between poly and n-diusion should be dierent
from the UV-conductor between poly and p-diusion, because of dierent doping. From table
6.1 is seen that the mean stored voltage of reference 'B' is above the nominal stored voltage
V
dd
=2. This is the opposite of the result from design 'A', which was designed the opposite way.
On the other hand, reference 'C' is seen to have a mean stored voltage very close to the nominal
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stored voltage. More work is needed to determine whether doping has an eect. If the UV-
conductor has an inherent assymmetry, it should be possible to take it into consideration when
designing a reference.
Although reference 'B' and 'C' are seen to have almost the same sample deviation in table
6.1, it is clear from the histograms of gures 6.12 and 6.13 that reference 'C' generally is grouped
closer around the mean than reference 'B', but that the long left tail of the distribution curve
ruins the spread. The bins to the far left in both histograms all contain data from the same
chip, making the chip somewhat suspect, although nothing wrong was seen in a microscope.
Reference 'C' was expected to be a design giving less variation in the stored voltage, since the
UV-structures were made of transistor gates, the best controlled part of a VLSI process.
6.4.4 General error sources
The accuracy of the reference is in theory limited by thermal noise. This is dependant on
oating-node capacitor size.
V
N
= 64
r
1
C
(6.2)
where V
N
is the rms value of the noise in microvolts.
A more serious problem is that after programming, conditions at the other terminals of
the sensing transistor will inuence the oating-node voltage through parasitic capacitors. A
oating-node with small total capacitance is desireable to reduce programming time, so even
though the parasitics are small, they may not be negligible in a given design. It should be
pointed out that this will be so for any oating-node technique, and it is not a consequence of
this particular technique.
6.5 UV-programmable analog memory
6.5.1 Circuit description
When the programming of a reference circuit is done, there will be a nite charge on the oating-
node. The charge may be manipulated by capacitive coupling, which may be used to make an
analog memory, by connecting a coupling capacitor as shown in gure 6.14. Before programming
starts, the programming circuit pulls the control-node to either V
dd
or ground. The coupling ca-
pacitor drains charge from the rest of the oating-node. The voltage swing of the oating-node is
determined by capacitive division. During UV-light exposure, the oating-node will (dis)charge
towards its equlibrium point. After programming, there will be a voltage dierence across the
coupling capacitor, determined by the initial dierence between control-node and oating-node,
and the exposure time. A negative voltage on the control-node during programming, relative to
the oating-node voltage, results in a programmed positive voltage, and vice versa. When the
voltage across the coupling-capacitor is compressed or collapsed, the charge associated with it
is distributed on the rest of the oating-node, including the gate of the sensing transistor.
The voltage across the coupling capacitor is removed or compressed by a voltage follower,
hereafter termed the collapsing follower, with its reference connected to the oating-node and its
output connected to the control-node. When the follower is driving, it will force the control-node
to the same voltage as the oating-node. This also solves the problem of the programming circuit
inuencing the oating-node after programming. The programming circuit must be turned o
after UV-light exposure. The oset in the follower will be scaled by capacitive division.
6.5.2 Programming the memory
An incremental programming scheme was used. The control-node was pulled either to V
dd
or ground, and the oating-node was allowed to charge only a fraction of its dynamic range,
controlled by UV-light exposure time. The programming circuit was then turned o, along with
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Figure 6.14: UV-light programmable analog memory.
1 turn o collapsing-follower bias
2 turn on programming circuit
3 apply programming pattern
4 turn on UV-light
5 wait for predetermined time interval
6 turn o UV-light
7 turn o programming circuit
8 turn on collapsing-follower bias
Figure 6.15: Programming algorithm for incremental programming step.
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the UV-light, and the follower turned on. This required a programming time of only a fraction of
the oating-node's time constant. The detailed programming algorithm is shown in gure 6.15.
The programming steps may of course be put inside a loop for repeated programming.
A programming increment may be described by the equation
V
fn(n)
= kV
cn
V
fn(n)
  V
fn(n 1)
t
+ V
fn(n 1)
(6.3)
where V
fn
is the oating-node voltage, V
cn
is the control-node voltage and k is the capacitive
division of the control-node signal. As seen earlier, the dierence term is not only exponential,
but non-linearly exponential,which makes the equation dicult, or even impossible, to solve.
However, if the voltage swing of the oating-node is limited, even the exponential dependancy
may be ignored, and linear programming may be assumed. In this application it was necessary to
stay within a small voltage range (< 150mV) because of the limited linear range of the synaptic
connection circuit. This simplication makes equation (6.3) easy to compute.
As the oating-node moves away from the equlibrium point, the non-linearity asserts itself,
and programming increments gets smaller. This ensures that the memory does not diverge
because of osets during repeated up and down programming.
6.5.3 Measured results and discussion
A circuit as described in section 6.5.1 was included on the UViTeC chip. A follower with
an external input was used to control the coupling capacitor during programming. The UV-
structures were of the 'A' type described in section 6.4.1. The oating node was sensed by a
voltage follower.
The UV-light source was a standard EPROM eraser. The UV-light was turned on all the
time, so measurements were taken during exposure.
After initializing the memory, it was rst programmed down, then up again, using the algo-
rithm described above in a loop. The distance of the UV-lamp from the chip was approximately
2 cm. Exposure time between samples was 1 second. The measured curve is shown in gure 6.16.
The excursion range is approximately 80 mV, which is suitable for the circuit chosen for the
synaptic connection.
The oating-node of the memory was rst charged to its equlibrium point with the follower
turned on. As seen in section 6.4.3, the equlibrium point was not at V
dd
=2, but a little lower.
The control-node had a larger dynamic range towards V
dd
than towards ground, relative to
the oating-node voltage, thus the negative programming increments were larger than positive
programming increments, until a new equlibrium was reached. To avoid the imbalance, the
control-node should have been kept at V
dd
=2 during initialization.
The UV-lamp was moved to a distance of approximately 20 cm from the chip, and the
expriment repeated. The resulting measurements are shown in gure 6.17. The excursion range
is approximately 8 mV, and noise is very visible on the measurements. To avoid noise problems
the programming cycle was repeated several times and the results averaged. The noise is most
likely 50 Hz interference from the EPROM eraser power supply, or 100 Hz intensity variation
in UV-light, aliased by the low sampling rate. Also noise from other electrical devices in the
environment, such as relays, may be apparent. The theoretical maximum resolution is limited
by 1/f noise.
6.5.4 Dierential memory representation
Why use a dierential representation?
When the memory circuit was invented, it was intended for use in its single ended form. The
synaptic connection circuit chosen for the Hopeld net implementation has a dierential pair as
an input stage. Simulations using the memory as one input and an UV-reference as the other
input showed that this made the synaptic circuit's output current assymetrical, probably due
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Figure 6.16: Medium range programming of the analog memory. The circles are measured data.
The solid line is computed from equation 6.3, with parameters computed from the measured data.
The dierence term was taken to be constant, but slightly dierent for the positive and negative
slope.
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Figure 6.17: Small range programming of the analog memory. The circles are measured data
from nine up/down programming cycles. The solid line is the mean of the measurements.
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Figure 6.18: Dierential representation of the UV-light programmable analog memory.
to Early-eect. A dierential memory representation avoids this problem. Also, a dierential
representation reduces problems with DC level voltage and noise. On the down side is increased
complexity and increased area requirements.
Circuit description
The follower in the single ended memory made the memory self-referential. In a dierential
representation self-reference is not necessary, as long as the two control-nodes are clamped to
the same voltage when not programming. Therefore two transistors are used to clamp the
control-nodes to ground, making their inuence on the oating-nodes common-mode. These
transistors are controlled by the signal clamp enable (cl e). The dierential memory is shown in
gure 6.18.
6.5.5 Measured results and discussion
A dierential memory as described above was included on the HAMIC chip. The programming
circuit was the one described in the next chapter. The reference circuits were of a type 'B'
design. The oating-nodes were sensed by voltage followers. The EPROM eraser was used for
UV-light exposure, placed approximately 2 cm above the chip under test.
The memory was rst initialized by exposing an unpowered chip to UV-light to remove initial
charge from the oating-nodes. A 5 V power supply was applied, and an up/down cycle was
programmed in the manner described earlier. The measured curves are shown in gure 6.19a).
During the positive increment programming, the oating-node representing the positive part of
the signal increases while the other oating-node voltage stays constant. During the negative
increment programming, the negative oating-node voltage increases as much as the positive
did in the rst part of the cycle, but the positive oating-node voltage decreases a little again.
The net result is not zero as expected from a dierential representation, but a small negative
value (This of course depends on which oating-node is increased during the rst part of the
programming cycle). Repeated up/down programming cycle will result in a stair-step eect,
where the oating-nodes in a stepwise fashion charges towards an equlibrium value. The oset
observed in gure 6.19a) is due to the lag of one oating-node behind the other. The size of the
lag will depend on the number of programming increments per stair-step.
The memory was initialized by clamping both control-nodes to ground while programming
both oating-nodes to their equlibrium points. As noted before for this reference, the equlibrium
point was above the nominal voltage. A measured programming cycle from this starting point is
shown in gure 6.19b). We see the same stair-step eect as before, only the other way around,
which is as expected.
Finally, gure 6.19c) shows a memory which has been put through several programming
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Figure 6.19: Programming the dierential memory under dierent initial condidtions.
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cycles. Here, the stair-step eect is greatly reduced because the common-mode voltage is
approximately at the equlibrium point. The voltage swing of the memory need to be centered
around this equlibrium point for correct behaviour. Either the voltage of the control nodes
must be kept at V
dd
=2 during initialization, which is dicult without additional circuitry, or the
memory must be put through a number of cycles before actual use. The problem of initialization
will lead to problems with recovery of stored patterns in the Hopeld-net as we shall see later.
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Chapter 7
Memory programming circuit
7.1 Background
In this application, the coupling capacitor of the analog memory circuit will be pulled towards
either V
dd
or ground according to a computation of the Hebb-rule, which is merely a multipli-
cation of two signals. The magnitude of the change in the stored voltage will depend on the
intensity and duration of the UV-light, as well as on the computed magnitude. In order to
decrease complexity, it is logical to go one step further and require the programming circuit
to provide only the sign, or direction, of the change. The magnitude of the change is then
determined only by UV-light exposure time and intensity.
Since the magnitude of the inputs does not matter, we can assume binary inputs, that is,
patterns of 1's and -1's. The actual voltage represented by the number will depend on the circuit
chosen for the application.
In principle, any multiplier or XOR-circuit could be used for programming. A multiplier and
an XOR-circuit is the same thing, but are usually designed with dierent objectives in mind.
Most notably, a multiplier is designed to have as large a linear input range as possible, and
usually a dierential representation of the input. An XOR-circuit is designed to have as large
gain as possible and usually has single ended inputs. We wanted the programming circuit to
operate in subthreshold region, to have a rail-to-rail output swing, and high gain. It should be
easy to turn on and o, and be small in area. Subthreshold operation and wide-range output is
required by the thesis specication and the properties of the analog memory, respectively. One
other thing required by the memory is that the output of the programming circuit must be a
voltage.
A high gain programming circuit ensures that no programming pattern places the control-
node in an intermediate stage, but always pulls it to the supply rails.
Turning the programming circuit o is necessary because the programming circuit must
not disturb the oating-node voltage when not programming. The output of the programming
circuit must have a much smaller conductance than the locking circuitry of the memory when
not programming. Standard digital circuits are excluded.
It is only necessary that the circuit is able to drive a small capacitive load at a very low
frequency.
As stated in chapter 5, it was dicult to nd multipliers that operate in the subthreshold re-
gion, and most multiplier designs aim at increasing the linar range. The subthreshold widerange
multiplier presented by Mead [41, pp. 9496] has a suitably small linear range, but is a rather
large circuit. Also, it requires a dierential signal representation. Therefore, a subthreshold
XOR circuit was developed, tailored specically to the needs of the application.
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7.2 Subthreshold exclusive NOR circuit
7.2.1 Circuit description
Figure 7.1 shows a subthreshold exclusive NOR (XNOR) circuit with a wide-range output.
To get an intuitive understanding of the circuit, it may be described as follows. A XNOR
function of two signals is active when both inputs are high. This may be accomplished by
two n-transistors in series, transistors Q
1
and Q
2
in gure 7.1. The XNOR function is also
active when both inputs are low. This may be accomplished by two p-transistors in series,
transistors Q
3
and Q
4
in gure 7.1. These two structures in parallell will draw current in an
XNOR fashion. To regulate the current, a bias transistor is put at the bottom (transistor Q
5
in gure 7.1). Transistor Q
5
will be biased in the subthreshold region, although this is not
necessary for the function of the circuit.
The current is amplied by a factor of two in a p-mirror, the output of which is the top of
the output stage. The mirror are transistors Q
6
and Q
7
in gure 7.1. The bottom of the output
stage is a pull-down transistor (Q
8
in gure 7.1). Transistor Q
8
share gate signal with transistor
Q
5
. When the input transistors are active, the p-mirror pulls the output high.
The p-mirror is scaled to ensure that transistor Q
7
can pull the output high despite possible
osets. For the same reason bias transistor Q
5
is twice the width of pull-down transistor Q
8
.
The output current will most likely not be symmetrical, in that the circuit will be able to source
more current than it can sink. Simulation results are shown in gure 7.2.
7.2.2 Problems
When input B is high and input A is low, the source of transistor Q
2
will be almost at
ground because of the small voltage drop over the bias transistor. Similarly when input B is
low and input A is high, the source of transistor Q
1
will be alsmost at ground. When the
low input undergoes a transition to high, the output will switch when the conductance of
the input transistor approximately equals that of the bias transistor, which will occur when the
input is approximately equal to the bias voltage, or more accurately, at approximately the bias
voltage plus the voltage drop across the bias transistor. The same will of course apply when both
inputs are high and one undergoes a transition to low. When biased in subthreshold, the
circuit will have a very low switching threshold. The switching threshold apparent in gure 7.2
is too low for this application.
7.2.3 Improved circuit
The switching threshold may be increased by increasing the voltage drop over the bias transistor,
and thereby increasing the gate voltage required to conduct the current necessary for switching,
due to body-eect. This may be accomplished by including a diode (transistor Q
9
in gure 7.3)
on top of the bias transistor. Due to the body-eect, the switching threshold will be within
the 1-4 V range for all useful biases. The inputs must be kept well outside this region during
programming. Of course the switching threshold will still vary with bias. Neither will the
high-to-low and the low-to-high thresholds be symmetrical. In this application switching
threshold assymmetries does not matter, since it is only the sign of the computation (i.e. the
asymptotic values) we want. Figure 7.4 shows some simulation results of this circuit.
7.2.4 Test results
The XNOR circuit described in section 7.2.3 was included on the UViTeC chip. Measurements
are shown in gure 7.5. As may be seen, the circuit largely behaves as expected. In gure 7.6 the
dierence between somemeasured results and simulations is shown. The dierence is surprisingly
small, considering that no eort was made to match simulated transistor characteristics to reality
(More about simulations can be found in appendix). Also worth noting is that there actually is
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Figure 7.1: Subthreshold XNOR-circuit.
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Figure 7.2: HSPICE simulation of the XNOR-circuit shown in gure 7.1. input B was equal
to 5 V, while input A was swept through the range 05 V at 0.1 V increment. The sweep was
done for bias voltages between 0.5 V and 1.5 V at 0.05 V increments. Thus, the grid points of
the surface are the simulation results.
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Figure 7.3: Subthreshold XNOR-circuit with higher switching threshold.
a better correspondence between measurements and simulations below threshold than above,
which does not t with what is commonly heard about SPICE. The largest mismatch is in
switching threshold, which changes more with bias voltage in simulations than in reality.
7.2.5 Dierential representation
A dierential memory representation requires a dierential programming circuit. A dierential
circuit may be made by adding two mirrors and an output stage to the circuit described in
section 7.2.3. The dierential circuit is shown in gure 7.7. One minor dierence from the
earlier circuit is the placement of the body-eect providing diode Q
9
. This was done solely to
facilitate a little simpler layout. The function is exactly the same as before. The circuit was
included on the HAMIC chip.
Measured results
The dierental circuit is dierent from the earlier circuit only in that it has an added output
stage, so the only new interesting thing to look at here is the correspondence between switching
of the two outputs. In gure 7.8 a switching characteristic is shown for one particular bias. The
crossing point is surprisingly close to V
dd
=2. Also note that the asymptotic output values are not
quite at the supply voltages, which was a property of all XNOR circuits on these chips. It was
also the case for some of the XNOR circuits on the UViTeC chips. There will be a small oset
in programming of the memory due to the oset between the outputs of the XNOR circuit.
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Figure 7.4: HSPICE simulations of the improved XNOR-circuit, shown in gure 7.3. input B
was zero volts in plot a), and 5 V in plot b). The grid resolution is the same as in gure 7.2.
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Figure 7.5: Measured responses of the XNOR-circuit. Input B was zero volts in plot a), and
5 V in plot b). The grid resolution is the same as in the simulation.
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Figure 7.6: Absolute value of the dierence between the measured results in gure 7.5b) and the
simulation result in gure 7.4b).
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Figure 7.7: The XNOR-circuit of gure 7.3 with an added inverting output stage.
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Figure 7.8: Measured responses of the dierential XNOR-circuit. Input B was zero volts in
plot a), and ve V in plot b). Input A was swept through the range 05 V. The bias voltage
was 0.85 V.
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Chapter 8
Articial neuron
8.1 Background
The output of the chosen synaptic connection circuit (the activation, or input to a neuron) is a
current. The input to the synaptic connection circuit (neuron output) is a voltage. The neuron
should accept a current as its input and translate this into an output voltage, in other words
it should be a transimpedance amplier. The transfer function must be monotonic, and of a
sigmoid or squashing type. As was stated earlier, a Hopeld net, and probably most neural
nets, will work with any sigmoid shaped function, so the transfer functionmay be chosen with a
relatively large degree of freedom.
It must be possible to adjust the DC voltage level of the input to the neuron independent
of the neuron's operation, because of the synaptic connection circuits output conductance, as
described in chapter 5. A simple circuit which achieves this, is the inverting amplier of gure 8.1
with a non-linear feedback element. The DC voltage level of the input is set with the V
ref
input.
Regulation of the degree of non-linearity in the transfer function was desireable, but time
did not allow to nd out how to do this. After the last chip was sent for processing, an inverting
amplier, where the feedback element has a sinh(:) function with a regulated nonlinearity, was
found in the Ph.D. thesis of D. A. Kerns [28]. This circuit is intended for use as a neuron in
neural nets.
8.2 Logarithmic amplier
8.2.1 Circuit description
An inverting amplier may be thought of as simply producing at its output the voltage necessary
to source or sink the input current, through the feedback element. The feedback element may be
realized by using diode connected transistors, as shown in gure 8.2. The output voltage will be
I in
Vout
Vref
Figure 8.1: Non-linear inverting amplier. The non-linearity is provided by the feedback element.
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Figure 8.2: Implementation of the non-linear feedback element. The amplier is Mead's sub-
threshold widerange OTA [41, pp. 7981], but other ampliers should work equally well.
a ln(:) function of the input current, as long as the input current is in the range requiring only a
subthreshold gate voltage. The natural logarithm is a hard, or highly non-linear compression
function, reducing a large current range to a small voltage range. The circuit will function for
the entire subthreshold current range, at least six orders of magnitude, as long as the amplier
is biased to sink the input current. The drawback is that the closed loop gain cannot be set
externally.
Because body-eect reduces the eectivity of the gate voltage in controlling transistor current,
the output voltage swing of the circuit will be greater than the voltages normally associated with
subthreshold operation of a transistor.
If the input current exceeds the threshold value, the feedback transistors enters a region
where the current has a square law relation to the gate voltage [63, pp. 39]. The output will
then quickly reach the power supply voltage, or as close to it as the amplier output will go. The
amplier will not be able to sink the input current while maintaning a xed input voltage.
Input currents larger than subthreshold may introduce errors in the computation of a neural
net.
In subthreshold operation the relation between input current and output voltage may be
described by the transistor current equation presented by Mead [41, pp. 39]:
I
in
= I
0
e
V
out
(e
 V
in
  e
 V
out
) (8.1)
where I
0
is the leakage current with zero gate voltage,  represents body-eect, and voltages
are expressed in units of kT=q. Unfortunately, the equation cannot be solved analytically for
V
out
unless the assumption is made that there is a substantial voltage ( 100mV) across the
transistors, and the input current must be split in a positive and negative part.
Assume a negative input current, and that the feedback n-transistor is in saturation. The
term e
 V
out
then becomes small, and may be ignored. Rearranging and taking the logarithm:
V
out+
=
ln(I
in
)  ln(I
0
) + V
in

(8.2)
The amplier has open loop gain
A =
V
out
V
ref
  V
in
(8.3)
Solving this for V
in
and combining with 8.2 yields
V
out+
=
ln

I
in
I
0

+ V
ref
+
1
A
(8.4)
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For an input current of the opposite sign, the p-transistor will be the active feedback element.
The same reasoning as above holds, except that the transistor current equation is referenced to
V
dd
rather than ground [41, pp. 38]. Therefore V
dd
must be introduced explicitly in the transfer
function to get a common reference with (8.4). The output voltage then is
V
out 
=
  ln

I
in
I
0

  V
ref
+ V
dd
+
1
A
(8.5)
Generally, n-type and p-type transistors will neither have the same  nor the same I
0
. Also, 
will depend on V
ref
because of body eect. It is not very likely that the output of the neuron
will be exactly symmetrical around V
ref
.
The amplier may be virtually any amplier, the only requirements are an output voltage
swing close to the power supplies, and that it is able to source/sink the input current. In this
application the wide-range operational transconductance amplier (OTA) described by Mead
[41, pp. 7981] was chosen, because of its familiarity, and its ability to operate both below
and above subthreshold. Due to capacitive loads, operation above threshold may be necessary,
depending on speed of operation. The OTA normally has a gain of approximately 1000,
making the fraction
1
A
negligible.
8.2.2 Measured results and discussion
A circuit as described insection 8.2.1 was included on the HAMIC chip. Figure 8.3 shows the
measured response of the circuit together with curves from equations (8.4) and (8.5). The
theoretical curves were matched to the measurements by adjusting  and I
0
. The theory ts
the data very well, except for the middle part, which is missing from the theory. The missing
part is the consequence of the simplication made when the transfer function was described.
The equations describing the output are not valid for small output voltages, corresponding to
extremely small input currents.
The voltage swing is approximately 1:25 V, relative to the reference. The swing is larger
upwards than downwards. Both of these are results of body-eect, and will change with the
reference voltage.
In gure 8.4 the measured response is plotted together with the simulated response. The sim-
ilarity between simulation and reality even to the result of body-eect is surprising, considering
that no eort was made to adapt simulation parameters.
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Figure 8.3: The solid line is the theoretical response of the articial neuron, computed from
equations (8.4) and (8.5), when V
ref
was 3 V. The circles are the measured response of the
neuron, when V
ref
was 3 V and bias was 0.85 V.
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Figure 8.4: The solid line is the HSPICE simulation result, when V
ref
was 3 V and the bias was
0.85 V. The circles are the measured response, the same as in gure 8.3.
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Part III
The Hopeld net
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Chapter 9
Implementing the net
9.1 Weight matrix element
9.1.1 Schematic
When the building blocks are ready, the blocks of gure 3.1 may be replaced by a schematic
diagram at transistor level. The schematic is shown in gure 9.1. The memory programming
circuit, the memory and the synaptic connection was put together in such a way that a positive
o
i
o
j
product of equation 3.1 programmed a positive increase in weight. Since the neurons were
inverting, the reference voltage of the neurons (V
ref
) was sent to the positive inputs of the
synaptic multipliers, labelled weight ref in the gure. The output from the neuron was fed
back to the inverting input of the multiplier, making the synaptic connection inverting also. A
Hopeld net is symmetrical, so the inverting connection was not necessary for the operation of
the net, but made thinking a little easier.
9.1.2 Layout
The available chip area was 1500  1500 (total chip area was 2000  2000, but 500 in
each direction was consumed by pads and pad ampliers, in a standard tinychip padframe).
Therefore little eort was made to optimize area consumption. The entire matrix element
measured 81 183. As may be seen, a six neuron net still left a large unused chip area.
An eort was made making the parasitic capacitance of the oating-nodes as small as possible,
by keeping the wires to the multiplier short. Total oating-node capacitance was less than 100
fF. The two UV-structures were made symmetrical to get as low an oset as possible.
The entire matrix element was designed as one unit of the butting type. The layout of the
element is shown in gure 9.2.
9.1.3 Test results and discussion
Figure 9.3 shows the output of the synaptic connection circuit when the memory was pro-
grammed up and down a few cycles. Ideally the output should be the same as the one from
the test of the synaptic connection circuit (gure 5.3). We see that this is not quite so. The
curves are considerably more disorganized. The disorder may in part be due to noise on
the oating-nodes. As was seen earlier, noise on the oating-nodes may easily be a few milli-
volts, peak-to-peak. Because of the large transconductance of the Gilbert multiplier, even a few
millivolts at the inputs makes a noticeable dierence in the output current.
When making a similar weight cell with oating-nodes, Benson and Kerns [7] noted an
increase in current around the zero crossing point, which they did not try to explain. Something
of the same eect may be seen in gure 9.3, but with the opposite sign. Change in output
voltage indicates that the current is dependant on output voltage, that it is the same result of
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Figure 9.1: Complete schematic of the weight matrix cell.
Early-eect as noted in chapter 5.2, but that the increase is somehow spread over a broader
range by the use of oating-gates.
9.2 Energy equation
Since the transferfunction of the neuron is known, as well as the connectivity of the net, the
energy landscape of the net may be computed. The energy function of a Hopeld net is [23]
E =  
1
2
X
i
X
j
w
ij
o
i
o
j
 
X
i
1
R
i
Z
o
i
0
f
 1
(o)do (9.1)
The input to the neuron is a current, soR
1
will be ignored and set to one. More serious is the fact
that the function describing the behaviour of the neuron, arrived at in the previous part of the
thesis, is discontinous. Continuity is a requirement for the energy function. The discontinuity
will be ignored, too. When the output of a neuron, which is the input to the weights, exceeds
approximately 100 mV, relative to V
ref
, the output of the weights saturates. Saturation will
be ignored, and it will be assumed that the synaptic connection circuits always are in their linear
range, so that weights may be taken to be integers. By splitting the energy equation, as was
done with the neuron output function in chapter 8, and inserting the appropriate part of the
neuron function into each of the pieces, the energy landscape may be computed.
Two neuron net example
As in the example of chapter 2.2.2, the energy map of a two neuron net with the weight matrix
of equation (2.5) may be computed. When the active feedback transistor is the n-type, for both
neurons, equation (8.1) and (8.4) may be inserted into (9.1) to yield
E =  
ln
I
in1
I
0

ln
I
in2
I
0

+
I
0
kT
q

1

 
e
V
o1
+ e
V
o2

 
1
 1
 
e
 V
o1
( 1)
  e
 V
o2
( 1)

 
2

+
2
 1

(9.2)
where all voltages are expressed in
kT
q
, and all voltages are referenced to V
ref
. The equation may
be simplifed, but having it on this form keeps it simple to see where the dierent terms come
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Figure 9.2: Layout of the weight matrix cell.
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Figure 9.3: The measured response of the weight cell when the memory was put through a few
up/down cycles. The o
j
input to the cell dier approximately 40mV between each curve. The
x-axis shows UV-light exposure time, the y-axis shows the change in output current.
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from. Because of the splitting of the neuron transferfunction, (9.2) is valid for only one quadrant
of the landscape. For the other quadrants there are corresponding equations. Figure 9.4 shows
a map of the total energy landscape.
56
Chapter 10
Applying patterns
10.1 Locking the neuron outputs
10.1.1 Learning phase
During the learning phase the neuron outputs must be locked to the element values of the vector
to be taught. The locking may be done by pass gates, controlled by the signal lock enable (l e)
as shown in gure 10.1. When open the pass gates shorts the neuron outputs to an externally
applied vector. The lock vector is applied externally from (analog) input pads. For the teaching
phase, the applied vector have element values of 0 V and 5 V, or as near as possible. The
programming circuit presented earlier is a digital circuit, and it is desireable to have as large a
margin to its switching threshold as possible.
10.1.2 Retrieval phase
Originally it was planned to use 0 and 5 V for the elements of the test vector during the retrieval
phase also, but this always gave a lot of errors during simulation. Because of the particular
construction of the neuron circuit, forcing the output of a neuron also inuence the voltage of
its input. The inuence was at rst assumed not to matter, because the input to a neuron is a
current. But the input line has a parasitic capacitor, which is charged during the inuence of
the test vector. During the retrieval phase, the parasitic capacitor must be discharged, which
bias the net. The bias often leads the net to erroneous states. The solution was to decrease
the voltages of the elements of the test vector. By simulation, it was found that letting 1
be represented by approximately 20 mV, relative to the reference voltage of the neuron, gave
good results. The starting state is very close to origo in the energy landscape, where the borders
of all the minima of the energy function meet.
There was some worry about how accurate the pass-gates would be for such small voltages,
but measurements of the transfer curve of several gates showed that dierence from gate to gate
was small, even between chips.
10.2 Lock signal
As shown in gure 10.1, the pass gates for the locking inputs were controlled by inverters. Earlier
experiments with hybrid analog/digital chips done at the institute has indicated that this mixing
may not be straightforward [34]. The switching of digital circuituits may create noise, inuencing
the analog part of the chip through the power supply lines and through substarte. Therefore
there was some worry that the inverters controlling the pass-gates would inuence the net during
the retrival phase. The inverters were given separate power supply wires in to the guard ring
around the chip, which was supplied directly from the power pads. The guard ring, among other
57
ai
output
parasitic
capacitor
external input
lock enable
Figure 10.1: External values applied via pass-gates.
things, acts as a capacitor which damps switching noise from the inverters. Also, the inverters
were run at quite low frequency, around one kiloHertz. Eects that are easily traced to the
switching of the inverters have not been discovered.
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Chapter 11
Results
11.1 Retrieval of one vector
An unpowered chip was exposed to UV-light for approximately 15 minutes, removing any initial
charge from the UV-memories. Then power was applied, and cl e was disabled, freeing the
control nodes of the UV-memory. l e was enabled, locking the neuron outputs to the external
inputs. The vector v = [1;1; 1; 1; 1; 1] was applied to the input, and the chip exposed to UV-
light. During exposure, one UV-memory was monitored, and when the charged dierence on
the oating-nodes were approximately 40 mV, the UV-light was turned o. V
ref
was set at 3.05
V, the neuron bias at 0.85 V and synaptic connection bias at 0.75 V. cl e was enabled, locking
the control-nodes of the UV-memories. A 2 kHz 50% duty-cycle square wave was applied to l e,
locking the net to the external inputs once every 500 second for a duration of 250 second,
initiating retrieval. Test vectors were cycled through all the 2
6
possible combinations.
Figure 11.1 shows the measured response of a neuron released from locking. Since the input
to a neuron is established when it is released, the output was expected to seek out its nal
state at maximum (constant) slew rate. It can be seen that this is not quite the case. At
approximately 3.5 V there is a knee in the output, which is dicult to explain.
Figure 11.2 shows the output of the net for test vector no. 64, [1;1;1; 1; 1;1]. When the net
is released, it seeks out the closest stored vector, in this case v. The net succesfully retrieved the
stored vectors for all applied test vectors. The complete measurements for all applied test vectors
are shown in appendix A.1. After re-initialization, other patterns were stored and succesfully
retrieved.
11.2 Retrieval of two vectors
The same chip was put through the same initialization routine as described above. In addition to
vector v, vector u = [1; 1; 1; 1; 1; 1] orthogonal to v was also programmed. When test vectors
were applied, it was found that the net always converged to one of the two stored patterns, but
that in approximately 50% of the cases the net converged to u when it should have converged
to v, or vice versa. The errors were thought to be due to the initialization method used on the
chip. The remaining 50% of the test vectors gave succesful retrieval of the correct patterns.
As shown in the UV-memory chapter, the memory programs assymetrically if the initial value
is not right. The net would then learn one vector better than the other, making one minimum
of the energy function deeper than the other. The uneven learning would also shift the borders
between the minima. Since initial state of a retrieval phase is very close to the border, it would
on occasion be on the wrong side, and the net would end up in the wrong state.
In an attempt to initialize the UV-memories properly, the chip was repeatedly programmed
with all 2
6
possible vectors. Teaching all vectors makes the weights zero, but the common-
mode state of a UV-memory is dierent, and closer to the best initial state for program-
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Figure 11.1: Measured response of a neuron released at t = 250s.
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ming, as described in the UV-memory chapter. Subsequent programming and retrieval of
u and v gave an increased rate of succesful retrievals, to approximately 75%. The remain-
ing 25% of the test vectors gave retrieval of the wrong pattern. Figure 11.3 and 11.4 shows
two typical results. In gure 11.3 the net converges to the state [ 1; 1; 1;1; 1; 1], which is
the closest to the starting state, and so represents the correct pattern. The starting state is
[ 1; 1; 1; 1; 1; 1], which has a Hamming distance of two to the nal state. In gure 11.4
the net converges to the state [1;1; 1; 1; 1; 1], which has a Hamming distance of three to the
starting state [1; 1; 1; 1; 1; 1]. The closest stored vector, which should have been retrieved,
was [1; 1; 1; 1;1;1] at a Hamming distance of two to the starting state. Appendix A.2 shows
the complete series for all test vectors.
In the specic cases, the net would show a tendency to pick one vector above the other,
e.g. the series in appendix A.2 shows a predominance of convergence to v. Which vector being
dominant varied between initialization/learning cycles.
After once again initializing the chip by repeatedly programming all 64 vectors, the input to
the chip was switched between vectors u and v at a frequency of one kiloHertz while program-
ming. Thereby both vectors were guaranteed equal programming time. This did not increase
the succesful retrieval rate signicantly beyond that already achieved.
11.3 Discussion
Making one minimum of the energy function deeper than another shifts the border between
those minima. This may be avoided through proper initialization of the chip. Also osets in
the UV-memories and synaptic connection circuit will shift the borders between minima. As
seen in the chapter about UV-memories, osets were somewhat larger than expected, and larger
than what was used during simulation of the net. Due to the inuence of the test vectors on the
activation of the neurons, the net has to be started close to origo of the energy function, where
the borders of all the minima of the function meet. Due to osets, or unevenly learned patterns,
some of the starting states will be on the wrong side of the border, and the net will converge
to the wrong resting state. Doing the procedure of learning and retrieval many times always
yilded either approximately 50% or approximately 75% succes rate, and nothing but these rates.
There is probably a mathematical way of explaining this, based on the energy function.
Giving the inputs a noise margin would probably eliminate these errors. There almost
certainly is a way to computed the required noise margin, based on the energy function. One
way of implementing an improved noise margin would be to start the net futher from origo in the
retrieval phase, which would require another implementation of the neuron, a relatively minor
change. A better solution, involving a more major change in the net, would be to improve the
memory, perhaps with an oset reduction scheme.
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Chapter 12
Summary
12.1 Conclusion
In this thesis modular building blocks for a Hopeld associative memory have been presented.
For the biases used, the power consumed by the circuits was in the nanoWatt range. In principle,
it would have been possible to build a net of arbitrary size, even wafer scale. The bulding blocks
were used to implement a six neuron net in a 2 CMOS process. The net was intended for storage
and retrieval of two patterns. The net sometimes has problems distinguishing between stored
patterns during retrieval, but it clearly is able to store the patterns, and so may be counted
at least a partial success. With some minor changes, it probably would have been completely
succesful. Time did not allow such a change to be implemented.
On a larger scale the problems encountered during testing of the net may be said to be
relatively supercial. A more fundamental deciency is that the learning paradigm behind the
construction is incremental, i.e. discrete. Also, inputs and outputs of the net are digital. This is
also the case of other nets built at this institute [51], and elsewhere [7]. It is only the retrieval
phase of the net that is truly analog in operation, which means that we are not taking full
advantage of the analog computation paradigm. New types of learning methods which works in
analog way are necessary, as well as net that have analog inputs/outputs. Some investigation
into this direction is taking place [5], and in my opinion is the way to go.
12.2 Further work
As it stands now, the maximum programming speed of the associative memory is approximately
one pattern per second, limited by the speed of the UV-memory. However, programming speed is
independent of network size. The long programming time means that only at waferscale integra-
tion may the UV-programming method compete with more traditional methods of downloading.
Clearly a task for the future is reducing UV-programming time.
During the work on the building blocks, some novel circuits were discovered, including the
analog memory. These were based on the UV-light programmable voltage reference, which may
be worthwhile in itself. One possible application is oset trimming of circuits such as ampliers.
Oset trimming is an interesting eld, which also has industrial potential. It would be fun
developing the UV-programming in this direction.
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Appendix A
Results from the net
A.1 Retrieval of one vector
The following pages contain the measurements for all 64 test vectors during retrieval of the
stored vector [1; 1; 1; 1; 1; 1].
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Figure A.1: Measured results of retrieval of the stored vector [-1,-1,1,1,-1,-1].
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Figure A.2: Measured results of retrieval of the stored vector [-1,-1,1,1,-1,-1].
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Figure A.3: Measured results of retrieval of the stored vector [-1,-1,1,1,-1,-1].
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Figure A.4: Measured results of retrieval of the stored vector [-1,-1,1,1,-1,-1].
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Figure A.5: Measured results of retrieval of the stored vector [-1,-1,1,1,-1,-1].
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Figure A.6: Measured results of retrieval of the stored vector [-1,-1,1,1,-1,-1].
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Figure A.7: Measured results of retrieval of the stored vector [-1,-1,1,1,-1,-1].
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Figure A.8: Measured results of retrieval of the stored vector [-1,-1,1,1,-1,-1].
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Figure A.9: Measured results of retrieval of the stored vector [-1,-1,1,1,-1,-1].
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Figure A.10: Measured results of retrieval of the stored vector [-1,-1,1,1,-1,-1].
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Figure A.11: Measured results of retrieval of the stored vector [-1,-1,1,1,-1,-1].
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A.2 Retrieval of two vectors
The following pages contain the measurements for all 64 test vectors during retrieval of the stored
vectors u = [1; 1; 1; 1; 1;1] and v = [1;1; 1; 1; 1; 1]. This series is special in that it contains
one example of the net not converging to a stored vector (test vector #26 [ 1;1; 1; 1; 1; 1]).
Repeated measurements have not reproduced this type of error. In this particular series the net
showed a tendency to pick v above u. The error rate is approximately 29%.
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Figure A.12: Measured results of retrieval of the stored vectors [1,1,1,-1,-1,-1] and [1,1,-1,-1,1,1].
Test vectors 16.
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Figure A.13: Measured results of retrieval of the stored vectors [1,1,1,-1,-1,-1] and [1,1,-1,-1,1,1].
Test vectors 712.
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Figure A.14: Measured results of retrieval of the stored vectors [1,1,1,-1,-1,-1] and [1,1,-1,-1,1,1].
Test vectors 1318.
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Figure A.15: Measured results of retrieval of the stored vectors [1,1,1,-1,-1,-1] and [1,1,-1,-1,1,1].
Test vectors 1924.
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Figure A.16: Measured results of retrieval of the stored vectors [1,1,1,-1,-1,-1] and [1,1,-1,-1,1,1].
Test vectors 2530.
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Figure A.17: Measured results of retrieval of the stored vectors [1,1,1,-1,-1,-1] and [1,1,-1,-1,1,1].
Test vectors 3136.
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Figure A.18: Measured results of retrieval of the stored vectors [1,1,1,-1,-1,-1] and [1,1,-1,-1,1,1].
Test vectors 3742.
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Figure A.19: Measured results of retrieval of the stored vectors [1,1,1,-1,-1,-1] and [1,1,-1,-1,1,1].
Test vectors 4348.
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Figure A.20: Measured results of retrieval of the stored vectors [1,1,1,-1,-1,-1] and [1,1,-1,-1,1,1].
Test vectors 4954.
90
0
1
2
3
4
5
x 10-4
1.5
2
2.5
3
3.5
4
4.5
neuron no.time (s)
o
u
tp
ut
 le
ve
l (V
)
test vector: 110110
123456
0
1
2
3
4
5
x 10-4
1.5
2
2.5
3
3.5
4
4.5
neuron no.time (s)
o
u
tp
ut
 le
ve
l (V
)
test vector: 110111
123456
0
1
2
3
4
5
x 10-4
1.5
2
2.5
3
3.5
4
4.5
neuron no.time (s)
o
u
tp
ut
 le
ve
l (V
)
test vector: 111000
123456
0
1
2
3
4
5
x 10-4
1.5
2
2.5
3
3.5
4
4.5
neuron no.time (s)
o
u
tp
ut
 le
ve
l (V
)
test vector: 111001
123456
0
1
2
3
4
5
x 10-4
1.5
2
2.5
3
3.5
4
4.5
neuron no.time (s)
o
u
tp
ut
 le
ve
l (V
)
test vector: 111010
123456
0
1
2
3
4
5
x 10-4
1.5
2
2.5
3
3.5
4
4.5
neuron no.time (s)
o
u
tp
ut
 le
ve
l (V
)
test vector: 111011
123456
Figure A.21: Measured results of retrieval of the stored vectors [1,1,1,-1,-1,-1] and [1,1,-1,-1,1,1].
Test vectors 5560.
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Figure A.22: Measured results of retrieval of the stored vectors [1,1,1,-1,-1,-1] and [1,1,-1,-1,1,1].
Test vectors 6164.
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Appendix B
Simulation
During the work for this thesis I have had access to two simulators, the anaLOG simulator
written by Massimo Sivilotti at Caltech, and HSPICE h9007 from Meta-Software. anaLOG has
a beautiful interactive user interface, and a circuit idea can usually be simulated within minutes.
Also anaLOG was developed especially for subthreshold simulation. All building blocks for this
thesis were developed using anaLOG. The drawback is that there is a fairly low limit on the
number of transistors that may be simulated at one time, and it is dicult to include user
dened functions. Since the point about neural nets is that the whole is greater than the sum
of the parts, I needed a simulator able to handle larger circuits. The only option was SPICE.
At that time I did not have access to transistor parameters for HSPICE from Orbit, the
chip vendor used for my chips. I found some parameters for Berkely SPICE, level 3 (the BSIM
model) and adapted them to HSPICE's BSIM model (level 13). I have later learned that the
BSIM model is not considered very accurate.
The parameters came with no values expressing body-eect. These were set by me at what
I felt were reasonable values. Also, when simulating the drain characteristsics, I noticed that
Early eects where a lot less prominent than in real life. But at least I got an exponential gate
characteristic, which was what I wanted.
SPICE was never intended for subthreshold simulation, which is very noticeable. One of the
main problems is that HSPICE places a conductance in parallel with aMOS transistor to enhance
convergence properties [43, pp. 2-33]. To get reasonable subthreshold currents, this conductance
must be reduced (the GMINDC and GMIN parameters), which leads to convergence problems.
A lot of time was spent just convincing HSPICE to run a simulation without increasing this
conductance, and thereby invalidating the results. Being unsure of whether a bad simulation
result is due to the circuit or the simulator is not conductive to good work progression. But,
from comparing the simulations to measurements on real circuits, I feel that the end product
was not too bad.
Compared to anaLOG, the user interface to HSPICE (batch processed netlists written in
emacs) is really bad. The one property of HSPICE's batch processing that I appreciated, was
the ability to do parametric simulation, which I took to the limit.
B.1 Transistor parameters
* BSIM1 PARAMETERS FROM RUN N11B AT ORBIT *
.model orbit_pm1_du1 pmos level=13
+ vfb0 = -0.186475 lvfb = 0.0557384 wvfb = 0.163435
+ phi0 = 0.672582 lphi = 0 wphi = -7.55995e-24
+ k1 = 0.515094 lk1 = 0.00168647 wk1 = -0.0187785
+ k2 = -0.0376313 lk2 = 0.058798 wk2 = -0.0324532
93
+ eta0 = -0.00523608 leta = 0.0347844 weta = 0.0104252
+ muz = 210.626 dl0 = 0.786519 dw0 = 0.303918
+ u00 = 0.109169 lu0 = 0.0514795 wu0 = -0.0674901
+ u1 = 0.0013656 lu1 = 0.1894 wu1 = -0.052859
+ x2m = 9.58349 lx2m = -5.6521 wx2m = 7.17721
+ x2e = 0.000451863 lx2e = -0.00522038 wx2e = 0.00160425
+ x3e = 0.000142046 lx3e = -0.00222081 wx3e = -0.00123393
+ x2u0 = 0.0056698 lx2u0 = -0.00411785 wx2u0 = 0.00513007
+ x2u1 = -0.00122417 lx2u1 = 0.00729297 wx2u1 = 0.00169588
+ mus = 203.544 lms = 93.1863 wms = 22.3543
+ x2ms = 6.84986 lx2ms = 1.97217 wx2ms = 8.59866
+ x3ms = -1.01036 lx3ms = 9.33157 wx3ms = -2.80944
+ x3u1 = -0.0172891 lx3u1 = 0.00428714 wx3u1 = 0.00703118
+ toxm = 0.0391 tempm = 27 vddm = 5
+ cgdom = 5.20965e-10 cgsom = 5.20965e-10 cgbom = 7.39323e-10
+ xpart = 1
+ n0 = 1.5 ln0 = 0 wn0 = 0
+ nb0 = 0 lnb = 0 wnb = 0
+ nd0 = 0 lnd = 0 wnd = 0
+ rshm = 29.6 cjm = 9.84e-05 cjsw = 4.455e-10
+ ijs = 1e-08 pj = 0.8 pjw = 0.8
+ mj0 = 0.7693 mjw = 0.2906 wdf = 0
+ ds = 0
*
.model orbit_nm1_du1 nmos level=13
+ vfb0 = -0.916252 lvfb = 0.287307 wvfb = -0.356457
+ phi0 = 0.767306 lphi = 1.03147e-24 wphi = -4.04719e-24
+ k1 = 1.34407 lk1 = -0.412991 wk1 = 0.706422
+ k2 = 0.28553 lk2 = -0.0630758 wk2 = 0.0193497
+ eta0 = -0.0111122 leta = 0.0351177 weta = 0.0040575
+ muz = 564.027 dl0 = 0.546736 dw0 = 0.116027
+ u00 = 0.0543847 lu0 = 0.0352634 wu0 = -0.0446096
+ u1 = 0.0802473 lu1 = 0.844767 wu1 = -0.575386
+ x2m = 6.53591 lx2m = -4.53033 wx2m = 59.5132
+ x2e = -0.0023869 lx2e = -0.00672737 wx2e = -0.00314927
+ x3e = 0.000674031 lx3e = -0.00218632 wx3e = -0.00487129
+ x2u0 = 0.000959215 lx2u0 = 0.000154626 wx2u0 = 0.0215285
+ x2u1 = -0.0173526 lx2u1 = 0.0231123 wx2u1 = 0.0473201
+ mus = 756.807 lms = 354.525 wms = -197.496
+ x2ms = -2.29945 lx2ms = 24.2432 wx2ms = 111.247
+ x3ms = 9.32926 lx3ms = 88.5792 wx3ms = -64.0163
+ x3u1 = 0.0173669 lx3u1 = 0.0878708 wx3u1 = -0.0773039
+ toxm = 0.0391 tempm = 27 vddm = 5
+ cgdom = 3.6214e-10 cgsom = 3.6214e-10 cgbom = 6.9311e-10
+ xpart = 1
+ n0 = 1.5 ln0 = 0 wn0 = 0
+ nb0 = 0 lnb = 0 wnb = 0
+ nd0 = 0 lnd = 0 wnd = 0
+ rshm = 29.6 cjm = 9.84e-05 cjsw = 4.455e-10
+ ijs = 1e-08 pj = 0.8 pjw = 0.8
+ mj0 = 0.7693 mjw = 0.2906 wdf = 0
+ ds = 0
94
B.2 Library le
*
.lib amplifiers
*
.subckt inverter in out
M1 out in Vdd Vdd orbit_pm1_du1 W=18u L=6u
M2 out in 0 0 orbit_nm1_du1 W=6u L=6u
.ends inverter
$
.subckt WR_amp neg pos bias out
M1 3 bias 0 0 orbit_nm1_du1 W=6u L=18u
M2 6 neg 3 0 orbit_nm1_du1 W=6u L=6u
M3 7 pos 3 0 orbit_nm1_du1 W=6u L=6u
M4 6 6 Vdd Vdd orbit_pm1_du1 W=6u L=12u
M5 7 7 Vdd Vdd orbit_pm1_du1 W=6u L=12u
M6 8 6 Vdd Vdd orbit_pm1_du1 W=6u L=12u
M7 out 7 Vdd Vdd orbit_pm1_du1 W=6u L=12u
M8 8 8 0 0 orbit_nm1_du1 W=6u L=12u
M9 out 8 0 0 orbit_nm1_du1 W=6u L=12u
.ends WR_amp
*
.subckt i_amp in ref bias out
M10 out out in 0 orbit_nm1_du1 W=6u L=6u
M11 out out in Vdd orbit_pm1_du1 W=12u L=6u
X1 in ref bias out WR_amp
.ends i_amp
*
$
.endl amplifiers
*
*
*
.lib multipliers
*
.subckt gilbert_core inAp inAm inBp inBm bias outA outB
M1 3 bias 0 0 orbit_nm1_du1 W=12u L=24u
M2 6 inAp 3 0 orbit_nm1_du1 W=6u L=4u
M3 7 inAm 3 0 orbit_nm1_du1 W=6u L=4u
M4 outA inBp 6 0 orbit_nm1_du1 W=6u L=4u
M5 outB inBm 6 0 orbit_nm1_du1 W=6u L=4u
M6 outA inBm 7 0 orbit_nm1_du1 W=6u L=4u
M7 outB inBp 7 0 orbit_nm1_du1 W=6u L=4u
.ends gilbert_core
*
.subckt gilbert_mul inAp inAm inBp inBm bias out
M7 op op 8 Vdd orbit_pm1_du1 W=6u L=12u $ Benson diode
M8 8 8 Vdd Vdd orbit_pm1_du1 W=6u L=12u
M9 out 8 Vdd Vdd orbit_pm1_du1 W=6u L=12u
X1 inAp inAm inBp inBm bias op out gilbert_core
.ends gilbert_mul
*
.subckt xor_xnor ia ib bias outa outb
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M1 3 bias 0 0 orbit_nm1_du1 W=12u L=4u
M2 5 5 3 0 orbit_nm1_du1 W=6u L=4u
M3 7 ia 5 0 orbit_nm1_du1 W=6u L=4u
M4 9 ib 7 0 orbit_nm1_du1 W=6u L=4u
M5 5 ia 11 Vdd orbit_pm1_du1 W=6u L=4u
M6 11 ib 9 Vdd orbit_pm1_du1 W=6u L=4u
M7 9 9 Vdd Vdd orbit_pm1_du1 W=6u L=4u
M8 outa 9 Vdd Vdd orbit_pm1_du1 W=12u L=4u
M9 outa bias 0 0 orbit_nm1_du1 W=6u L=4u
M10 13 9 Vdd Vdd orbit_pm1_du1 W=12u L=4u
M11 13 13 0 0 orbit_nm1_du1 W=6u L=4u
M12 15 bias 0 0 orbit_nm1_du1 W=6u L=4u
M13 15 15 Vdd Vdd orbit_pm1_du1 W=6u L=4u
M14 outb 15 Vdd Vdd orbit_pm1_du1 W=6u L=4u
M15 outb 13 0 0 orbit_nm1_du1 W=6u L=4u
.ends xor_xnor
*
.endl multipliers
B.3 Sample Hopeld net listing
Below is shown the listing for a Hopeld net where the vector [-1,-1,1,1,-1,-1] is stored. Since this
is only meant to simulate the retrieval phase, the XNOR-circuit and memory are not included.
Load capacitances were taken from the layout of the chip.
file ~/sp/hop1/6na-a.sp: 30 weights - 6 neurons
*
.options ingold=1 brief co=132 nopage probe
+ dv=0.1 gmin=1e-16 gmindc=1e-16 pivtol=0.4e-16 gramp=3
.global Vdd
*
.tran 1us 500us
.print tran V(out1) V(out2) V(out3) V(out4) V(out5) V(out6)
*
.param nsval=2.98 psval=3.02
$
V0 Vdd 0 5V
V1 ref 0 3.00V
V2 amp_bias 0 0.85V
V4 mulref1 0 2.5V $ reference for weights
$weightmatrix:
$5_11 w11 0 zero $ stored vectors:
V5_21 w21 0 2.520 $
V5_31 w31 0 2.480 $
V5_41 w41 0 2.480 $ 1 1 -1 -1 1 1
V5_51 w51 0 2.520 $
V5_61 w61 0 2.520 $
$
V5_12 w12 0 2.520 $
$5_22 w22 0 zero $
V5_32 w32 0 2.480 $ weight matrix:
96
V5_42 w42 0 2.480 $
V5_52 w52 0 2.520 $ 0 1 -1 -1 1 1
V5_62 w62 0 2.520 $
$ 1 0 -1 -1 1 1
V5_13 w13 0 2.480 $
V5_23 w23 0 2.480 $ -1 -1 0 1 -1 -1
$5_33 w33 0 zero $
V5_43 w43 0 2.520 $ -1 -1 1 0 -1 -1
V5_53 w53 0 2.480 $
V5_63 w63 0 2.480 $ 1 1 -1 -1 0 1
$
V5_14 w14 0 2.480 $ 1 1 -1 -1 1 0
V5_24 w24 0 2.480 $
V5_34 w34 0 2.520 $
$5_44 w44 0 zero $
V5_54 w54 0 2.480 $
V5_64 w64 0 2.480 $
$
V5_15 w15 0 2.520 $
V5_25 w25 0 2.520 $
V5_35 w35 0 2.480 $
V5_45 w45 0 2.480 $
$5_55 w55 0 zero $
V5_65 w65 0 2.520 $
$
V5_16 w16 0 2.520 $
V5_26 w26 0 2.520 $
V5_36 w36 0 2.480 $
V5_46 w46 0 2.480 $
V5_56 w56 0 2.520 $
$5_66 w66 0 zero $
$
V6 mulref2 0 3.0V $ ref for neuronal inputs to weights
V7 mul_bias 0 0.77V
V8 lock_en 0 pwl (0s 5V, 250us 5V, 251us 0V, 500us 0V)
V9a lock_v1 0 nsval
V9b lock_v2 0 nsval
V9c lock_v3 0 nsval
V9d lock_v4 0 nsval
V9e lock_v5 0 nsval
V9f lock_v6 0 nsval
*
.lib '../lib/lib1.lib' amplifiers
.lib '../lib/lib1.lib' multipliers
*
.param Cval=1e-12
$
.subckt neuron act ref bias out lock_val lock_en
V1 act inp 0V $ amperemeter for input current
$
$ pass-gate for lock signal:
M1 out lock_en lock_val 0 orbit_nm1_du1 W=6u L=6u
M2 out lock_en_i lock_val Vdd orbit_pm1_du1 W=6u L=6u
$
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$ inverter for enable-signal for locking:
M3 lock_en_i lock_en 0 0 orbit_nm1_du1 W=6u L=6u
M4 lock_en_i lock_en Vdd Vdd orbit_pm1_du1 W=18u L=6u
$
X1 inp ref bias out i_amp
Cl out 0 C=Cval
C2 act 0 C=0.35707e-12
.ends neuron
$
Xn1 act1 ref amp_bias out1 lock_v1 lock_en neuron Cval=1.24742e-12
Xn2 act2 ref amp_bias out2 lock_v2 lock_en neuron Cval=1.21995e-12
Xn3 act3 ref amp_bias out3 lock_v3 lock_en neuron Cval=1.19206e-12
Xn4 act4 ref amp_bias out4 lock_v4 lock_en neuron Cval=1.17702e-12
Xn5 act5 ref amp_bias out5 lock_v5 lock_en neuron Cval=1.17560e-12
Xn6 act6 ref amp_bias out6 lock_v6 lock_en neuron Cval=1.17417e-12
$
Xw12 w12 mulref1 mulref2 out1 mul_bias act2 gilbert_mul
Xw13 w13 mulref1 mulref2 out1 mul_bias act3 gilbert_mul
Xw14 w14 mulref1 mulref2 out1 mul_bias act4 gilbert_mul
Xw15 w15 mulref1 mulref2 out1 mul_bias act5 gilbert_mul
Xw16 w16 mulref1 mulref2 out1 mul_bias act6 gilbert_mul
$
Xw21 w21 mulref1 mulref2 out2 mul_bias act1 gilbert_mul
Xw23 w23 mulref1 mulref2 out2 mul_bias act3 gilbert_mul
Xw24 w24 mulref1 mulref2 out2 mul_bias act4 gilbert_mul
Xw25 w25 mulref1 mulref2 out2 mul_bias act5 gilbert_mul
Xw26 w26 mulref1 mulref2 out2 mul_bias act6 gilbert_mul
$
Xw31 w31 mulref1 mulref2 out3 mul_bias act1 gilbert_mul
Xw32 w32 mulref1 mulref2 out3 mul_bias act2 gilbert_mul
Xw34 w34 mulref1 mulref2 out3 mul_bias act4 gilbert_mul
Xw35 w35 mulref1 mulref2 out3 mul_bias act5 gilbert_mul
Xw36 w36 mulref1 mulref2 out3 mul_bias act6 gilbert_mul
$
Xw41 w41 mulref1 mulref2 out4 mul_bias act1 gilbert_mul
Xw42 w42 mulref1 mulref2 out4 mul_bias act2 gilbert_mul
Xw43 w43 mulref1 mulref2 out4 mul_bias act3 gilbert_mul
Xw45 w45 mulref1 mulref2 out4 mul_bias act5 gilbert_mul
Xw46 w46 mulref1 mulref2 out4 mul_bias act6 gilbert_mul
$
Xw51 w51 mulref1 mulref2 out5 mul_bias act1 gilbert_mul
Xw52 w52 mulref1 mulref2 out5 mul_bias act2 gilbert_mul
Xw53 w53 mulref1 mulref2 out5 mul_bias act3 gilbert_mul
Xw54 w54 mulref1 mulref2 out5 mul_bias act4 gilbert_mul
Xw56 w56 mulref1 mulref2 out5 mul_bias act6 gilbert_mul
$
Xw61 w61 mulref1 mulref2 out6 mul_bias act1 gilbert_mul
Xw62 w62 mulref1 mulref2 out6 mul_bias act2 gilbert_mul
Xw63 w63 mulref1 mulref2 out6 mul_bias act3 gilbert_mul
Xw64 w64 mulref1 mulref2 out6 mul_bias act4 gilbert_mul
Xw65 w65 mulref1 mulref2 out6 mul_bias act5 gilbert_mul
*
.include '../fet-models/fet-param2.mod'
*
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.alter
V9f lock_v6 0 psval
.alter
V9f lock_v6 0 nsval
V9e lock_v5 0 psval
.alter
V9f lock_v6 0 psval
V9e lock_v5 0 psval
.alter
V9f lock_v6 0 nsval
V9e lock_v5 0 nsval
V9d lock_v4 0 psval
.
.
. 64 times
.
.
.alter
V9f lock_v6 0 psval
V9e lock_v5 0 psval
V9d lock_v4 0 psval
V9c lock_v3 0 psval
V9b lock_v2 0 psval
v9a lock_v1 0 psval
.end
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Appendix C
Miscellaneous
This appendix contain some material that did not t in to the main part of the thesis: UV-
conductor models that may be interesting for other applications of UV-programming, and an
attempt to conrm them experimentally. A parasitic capacitance measurement with a strange
result. The result of a UV-lamp that did not emit short enough wavelenghts.
C.1 UV-conductor models
C.1.1 Linear model
As I stated in the chapter about the UV-reference, the charging of the oating node in a reference
circuit may be described by the equation
V
dd
  V
fn
R
1
=
V
fn
R
2
+C
dV
fn
dt
(C.1)
which was arrived at by looking at gure 6.4. R
1
and R
2
denotes the resistance of the UV-
conductors, C is the total oating-node capacitance, and V
fn
is the oating-node voltage. (C.1)
is a rst order linear dierential equation with the solution
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straight from the textbook. V
0
is the starting voltage of the oating-node, a =
R
2
+R
1
R
1
R
2
C
, and
b = V
dd
when t  0. However, this is valid only for linear UV-conductors.
C.1.2 Maher's model
According to Maher [37], the UV-conductors have a resistance described by the equation
R =  (V
R
)
 
1
2
(C.3)
where V
R
is the voltage across the UV-conductor. The constant  incorporates parameters
silicon dioxide thickness, exposed edge length, and UV-light intensity/eciency. By replacing
R
1
and R
2
in equation (C.1) by (C.3), we get
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)
3
2
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)
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2

2
+C
dV
fn
dt
(C.4)
This is a rst order non-linear dierential equation which I amnot capable of solving analytically.
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C.1.3 Benson and Kerns' model
The same holds for the function adopted by Benson and Kerns [7]:
I
UV
= I
leak
+GV
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  V
0
(G  g) tanh

V
R
V
0

(C.5)
where I
leak
is a parasitic leakage current, V
R
is the voltage across the UV-conductor, and G and
g are constants. Replacing the terms in equation (C.1) with (C.5) gives
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(C.6)
As this model has come to my attention rather late, I have not tried to solve this equation
analytically, but I suspect that it cannot be done.
C.1.4 Model comparisons
Fortunately, it is quite easy to put these models into hSPICE. Doing this has the added advantage
that eects in a sensing follower may be modelled.
If the charging time constant is dened to be the time it takes for the oating-node to charge
from starting point to 63% of the nal voltage, it is easy to see that if the UV-conductors are
non-linear, the time constants will change with changing power supply.
Using hSPICE, we can see that this is correct. Figure C.1 shows a oating-node with linear
conductors, versus a oating-node with conductors that behave according to Maher's model. An
ad hoc normalization has been done for V
dd
= 5 volts.
In gure C.2, a comparison between the time constants of gure C.1 and measured time
constants has been done. We see that the curve of measured time constants has a minimum.
Because the measured oating-node charging curves were put at a starting point by inuence
of a coupling capacitor, the range of curves for a given starting point was limited by capacitive
division. For some reason, moving the starting point to measure a dierent set of curves also
moved the minimum time constant. Clearly something strange was going on, which I am unable
to explain. The measurements do not t either of the proposed models.
C.2 Inuence of C
gs
parasitic
After programming of a oating-node, the stored charge will be inuenced by parasitic capacitors
of the sensing transistor. In an attempt to demonstrate the parasitics, a oating-node connected
to one transistor of a dierential pair was charged to 1.2 Volts. During programming the input,
the gate of the other transistor of the dierential pair, was held at 2.5 Volts. The bias voltage
was 0.8 volt, just below threshold. The drains of the two transistors were each connected to p-
transistors in diode congurations. After programming, the input was swept through the range
0.84 volts. During the sweep, the oating-node voltage was monitored.
The intention was to measure the inuence of the parasitic gate-source capacitor C
gs
on the
oating-node voltage. When the input exceeded the oating-node voltage, the common source
of the dierential pair followed the input, with a gain less than one because of body-eect.
Therefore a stable oating-node voltage was expected, up to the point where the input equalled
the oating-node voltage. Then oating-node voltage would increase because of the parasitic
capacitor. A faint curvature of the graph was expected because of change in body-eect with
increasing source-bulk voltage.
The measure curve is shown in gure C.3. It is close to the expected, except for the very
curious dip around 1.2 volts. The experiment was repeated for a dierent oating-node voltage,
and the dip again occured at the stored voltage. The dip must be caused by an decrease
in capacitance, giving o electrons to other capacitors, thereby lowering the measured voltage.
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Figure C.1: Maher's model versus a linear model, simulated in hSPICE. Dotted lines are the
linear model, solid lines are Maher's model.
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Figure C.2: Measured time constants versus simulated.
102
0.5 1 1.5 2 2.5 3 3.5 4 4.5
1.197
1.1975
1.198
1.1985
1.199
1.1995
1.2
1.2005
1.201
1.2015
input (V)
flo
at
in
g-
no
de
 v
ol
ta
ge
 (V
)
Figure C.3: Measured inuence of the sensing transistor on stored voltage. The measurement
was done on a dierential pair as shown.
According to textbooks (e.g. [53]), gate capacitance decrease with increasing gate-source voltage,
but only in moderate inversion, and only gradually. The measured dip is very abrupt.
The stored voltage was sensed by a follower, which could inuence the measurements itself.
However, conditions at the follower input should be reasonably invariant, because both its input
transistors always see the same voltage (excepting oset). Also, the change in voltage on the
oating-node was miniscule, because of capacitive division. The sensing follower should not
inuence observation signicantly.
The total voltage swing is small, only 4 millivolts. But the total oating-node capacitance
is here rather large, estimated at 1.14 pF. For smaller capacitances, which are desireable to
decrease programming time, the eect should increase.
The voltmeter used was a Keithley 617.
C.3 The SpotCure 400 Watt UV-lamp
We had at our disposal two UV-light sources, both purchased from the same supplier. One was
a standard mercury EPROM eraser with an output of 4 Watts. This has already been described,
as it was used for all the measurements presented earlier.
The other UV-light source at our disposal was a UVP SpotCure with a total output of 400
Watts. The wavelength was specied by the supplier to have the range 250-450 nm. It also
outputted a substantial amount of visible (blue) light. Eect of this light on circuits was not
negligible, so an optical bandpass lter was placed on top of the chip under test. This lter
had a passband from 330 to 370 nm with 3dB attenuation. From the source, a bre optic cable
guided the light to the chip under test. The end of the bre optic cable could be regulated
to dierent distances from the chip. Light could be admitted into the cable by a mechanical
shutter, operated by a computer, and by a built in timer. The chip under test was exposed
to UV-light for a certain time, then the timer turned the light o. A computer then made a
measurement. When the sample was completed, the computer turned the UV-light back on,
resetting the timer.
In late fall 1992 I started measurements on the rst batch of chips. Using the SpotCure,
the end of the bre optic cable was placed at a distance of seven cm from the chip under test.
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Figure C.4: Left: Measured charging curve of a type 'A' voltage reference using the SpotCure
UV-lamp. Right: Current into the oating-node, computed from the data in the gure to the left.
The oating-node capacitance was 380 fF.
Supply voltage was 5 Volts. The chip was exposed to UV-light for 40 minutes, then a sample
was taken, before a new exposure period started. The measured charging curve is shown to the
left in gure C.4. The reference obviously came from processing with a stored charge, so gure
shows a discharge curve rather than a charging curve. The time constant is approximately 2500
seconds. This is the only successful measurement using this light source. The extremely long
programming time gave ample opportunity for interruptions, either by curious fellow students,
the computer department, or failing chips (three times).
The capacitance of the oating node was used to compute the charging current, shown to the
right in gureC.4. We see that the current start in the 10
 17
range. This was many orders lower
than I had been led to expect beforehand. From Williams [64] I later found that the long
wavelength light admitted by the band pass lter would reduce programming current, the light
not being able to give enough energy to electrons in the silicon. Findings by Kerns et. al. [27]
support this. I tried to remove the lter, we got a replacement UV-light tube from the supplier
(emitting light with shorter wavelengths), I tried a dierent bre optic cable and no bre optic
cable at all. None of this gave any signicant improvements. Perhaps needless to say, this lamp
was a disappointment, wasting several months of my time. Fortunately, the power supply fuse
burned out, and while searching for a replacement fuse I tried the old EPROM eraser, which
turned out to work much better, and was used for all the subsequent programming.
Finally, just to satisfy my curiosity, I tore out all the innards of the SpotCure except the
light emitting tube, and placed a chip as close to the tube as possible. This gave considerable
shorter charging time than the EPROM eraser. It also gave considerable larger osets in the
circuits on the chip (several hundred milliVolts), besides giving me second degree burns on three
ngertips when I touched the chip afterwards.
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Appendix D
Papers
The work for this thesis resulted in two papers, both co-authored by T.S.Lande and me. They
are included on the following pages.
Abusland A., Lande T. S:
Local Generation and Storage of Reference Voltages In CMOS Technology using UV-Light.
Proc. 11th European Conf. Circuit Theory and Design, Vol. I, 1993, pp. 281286.
Abusland A., Lande T. S:
An Analog Continuous-Time Micropower Hopeld Net.
To be presented at the IEEE Internat'l Conf. Neural Networks, June 26thJuly 2nd, 1994.
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